## DESCRIPTION

The 38C1 group is the 8-bit microcomputer based on the 740 family core technology.
The 38C1 group has the LCD drive control circuit, an 8-channel AD converter, and serial I/O as additional functions.
The various microcomputers in the 38C1 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

## FEATURES

- Basic machine-language instructions ......................................... 71
- The minimum instruction execution time $0.5 \mu \mathrm{~s}$
(at 8 MHz oscillation frequency)
- Memory size

ROM .............................................................. 16 K to 24 K bytes
RAM .384 to 512 bytes

- Programmable input/output ports (Ports P2-P6) 30
- Segment output pin/Input port (Port P0) $\qquad$ 8
- Software pull-up/pull-down resistor $\qquad$ Ports P0, P2-P6
- Interrupts $\qquad$ 13 sources, 13 vectors (includes key input interrupt)
- Timers $\qquad$ 8 -bit $\times 3,16$-bit $\times 2$
- Serial I/O $\qquad$ 8 -bit $\times 1$ (Clock-synchronous)
- A-D converter $\qquad$ 8 -bit $\times 8$ channels (It can be used in the low-speed mode.)
- LCD drive control circuit
Bias . $1 / 1,1 / 2,1 / 3$

Duty Static, 1/2, 1/3, 1/4
Common output ........................................................................ 4
Segment output ........................................................................ 25

- Main clock generating circuit ...................................................... 1
(connect to external ceramic resonator or built-in ring oscillator)
- Sub clock generating circuit. . .1
(connect to external quartz-crystal oscillator)
- Power source voltage

In high-speed mode ( $\mathrm{f}(\mathrm{XIN}) \leq 8.0 \mathrm{MHz}$ ) 4.0 to 5.5 V

In middle-speed mode (Mask ROM version: $f($ XIN $) \leq 6.0 \mathrm{MHz}$ )
1.8 to 5.5 V

In middle-speed mode (One Time PROM version: $f($ XIN $) \leq 6.0 \mathrm{MHz}$ ) 2.2 to 5.5 V

In low-speed mode (Mask ROM version)
1.8 to 5.5 V

In low-speed mode (One Time PROM version)
2.2 to 5.5 V

- Power dissipation (Mask ROM version)

In high-speed mode (frequency divided by 2) ........... Typ. 15 mW
$\left(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
In low-speed mode
.Typ. $18 \mu \mathrm{~W}$
$\left(\mathrm{VCC}=2.5 \mathrm{~V}, \mathrm{f}(\mathrm{XIN})=\right.$ stop $\left., \mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

- Operating temperature range
-20 to $85^{\circ} \mathrm{C}$


## APPLICATIONS

Household appliances, consumer electronics, etc.

## PIN CONFIGURATION (TOP VIEW)



Fig. 1 Pin configuration of M38C1XMX-XXXFP/HP


Fig. 2 Functional block diagram

PIN DESCRIPTION
Table 1 Pin description

| Pin | Name | Function | Function except a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | - Apply voltage of power source to Vcc, and 0 V to Vss. (As for Vcc, refer to the recommended operating condition) |  |
| CNVss | CNVss | - Connect to Vss. |  |
| RESET | Reset input | - Reset input pin for active "L". |  |
| XIn | Clock input | - Input and output pins for the main clock generating circuit. <br> - Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. <br> - If an external clock is used, connect the clock source to the XIN pin and leave the Xout pin open. A feedback resistor is built-in. |  |
| VL1-VL3 | LCD power source | - Input $0 \leq$ VL1 $\leq$ VL2 < VL3 voltage |  |
| COM0-COM3 | Common output | - LCD common output pins. |  |
| $\begin{aligned} & \text { P00/SEG0- } \\ & \text { P07/SEG7 } \end{aligned}$ | Input port P0 | - 8-bit input port. <br> - CMOS compatible input level. <br> -1, 2, 4 or 8 -bit input and 8 -bit pull-down can be programmed. | - LCD segment output pins |
| SEG8-/SEG16 | Segment output pin | - LCD segment output pin. |  |
| $\begin{aligned} & \text { P20/SEG17- } \\ & \text { P27/SEG24 } \end{aligned}$ | I/O port P2 | - 8-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - 1-bit input/output and pull-down can be programmed. | - LCD segment output pins |
| P30(LED)/KW0P34(LED)/KW4 | I/O port P3 | - 5-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - 1-bit input/output and pull-up can be programmed. | - Key input (key-on wake-up) interrupt input pins |
| ANo/ADKEY0AN3/ADKEY3 | Analog input | - Analog input pins for A-D converter. <br> When these pins are used as ADKEY pins, the input voltage of ADKEY pin which is input "L" level is A-D converted automatically. | - ADKEY input pins |
| $\begin{aligned} & \text { P44/AN4- } \\ & \text { P47/AN7 } \end{aligned}$ | I/O port P4 | - 4-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - 1-bit input/output and pull-up can be programmed. | - Analog input pins for A-D converter |
| P50/INT0, P51/INT1 | I/O port P5 | - 8-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - 1-bit input/output and pull-up can be programmed. | - Interrupt input pins |
| P52/CNTR0 P53/CNTR1 |  |  | - Timer X , timer Y function pins |
| $\begin{aligned} & \hline \text { P54/SIN } \\ & \text { P55/SoUT } \\ & \text { P56/ScLK } \\ & \text { P57/SRDY } \\ & \hline \end{aligned}$ |  |  | - Serial I/O function pins |
| $\begin{aligned} & \text { P6o/XcIN } \\ & \text { P61/Xcout } \end{aligned}$ | I/O port P6 | - 5-bit I/O port. <br> - CMOS compatible input level. <br> - CMOS 3-state output structure. <br> - 1-bit input/output and pull-up can be programmed. | - Sub-clock generating circuit I/O pins (Oscillator is connected. External clock cannot be input directly.) |
| P62/Tout |  |  | Timer 2 output pin |
| P63/\$OUT |  |  | System clock $\phi$ output |
| P64 |  |  |  |

## PART NUMBERING



Fig. 3 Part numbering

## GROUP EXPANSION

Mitsubishi plans to expand the 38C1 group as follows.

## Memory Type

Support for Mask ROM version, One Time PROM version.
Memory Size
ROM/PROM size ................................................................................................................. 384 to 512 bytes
.384 to 512 bytes

## Packages

64P6Q-A 0.5 mm-pitch plastic molded QFP

64P6U-A 0.8 mm -pitch plastic molded QFP


Products under development or planning :the development schedule and specification may be revised without notice.

Fig. 4 Memory expansion plan
Currently products are listed below.
Table 2. List of products
As of May. 2002

| Product | ROM size (bytes) ROM size for User in ( ) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38C12M4-XXXFP | $\begin{gathered} 16384 \\ (16256) \end{gathered}$ | 384 | 64P6U-A | Mask ROM version |
| M38C12M4-XXXHP |  |  | 64P6Q-A |  |
| M38C13M6-XXXFP | $\begin{gathered} 24576 \\ (24446) \end{gathered}$ | 512 | 64P6U-A |  |
| M38C13M6-XXXHP |  |  | 64P6Q-A |  |
| M38C13E6FP |  |  | 64P6U-A | One Time PROM version (shipped in blank) |
| M38C13E6HP |  |  | 64P6Q-A |  |

## FUNCTIONAL DESCRIPTION

## CENTRAL PROCESSING UNIT (CPU)

The 38C1 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 family instructions are as follows:
The FST and SLW instruction cannot be used.
The STP, WIT, MUL, and DIV instruction can be used.

## [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator

## [Index Register X (X)]

The index register $X$ is an 8 -bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

## [Index Register Y (Y)]

The index register Y is an 8 -bit register. In partial instruction, the value of the OPERAND is added to the contents of register $Y$ and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes " 0016 ". If the stack page selection bit is " 1 ", the high-order 8 bits becomes "0116".
The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.
Store registers other than those described in Figure 6 with pro gram when the user needs them during interrupts or subroutine calls.

## [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL . It is used to indicate the address of the next instruction to be executed.


Fig. 5740 Family CPU register structure


Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 3 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, $\mathrm{V}, \mathrm{N}$ flags are not valid.

- Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

- Bit 1: Zero flag (Z)

The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than " 0 ".

- Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".

- Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is "1".
Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

- Bit 4: Break flag (B)

The $B$ flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ".

- Bit 5: Index X mode flag (T)

When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.

- Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

- Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.
The CPU mode register is allocated at address 003B16.
After system is released from reset, the ring oscillator mode is selected, and the XIN-XOUT oscillation and the XCIN-XCOUT oscillation are stopped.

When the low-, middle- or high-speed mode is used after the XINXout oscillation and the XCIN-XCOUT oscillation are enabled, wait in the ring oscillator mode until oscillation stabilizes, and then, switch the operation mode.
When the middle- and high-speed mode are not used (XIN-XOUT oscillation and external clock input are not performed), connect XIN to VCc through a resistor.

| b7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fig. 7 Structure of CPU mode register


Fig. 8 Switching method of CPU mode register

## MEMORY <br> Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area
The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

| RAM size <br> (bytes) | Address <br> XXXX $_{16}$ |
| :---: | :---: |
| 192 | 00FF $_{16}$ |
| 256 | $013 F_{16}$ |
| 384 | $01 \mathrm{BF}_{16}$ |
| 512 | $0^{023 F_{16}}$ |
| 640 | $02 \mathrm{BF}_{16}$ |
| 768 | $033 \mathrm{~F}_{16}$ |
| 896 | $03 \mathrm{FF}_{16}$ |
| 1024 | $043 \mathrm{~F}_{16}$ |
| 1536 | $063 \mathrm{~F}_{16}$ |
| 2048 | $083 \mathrm{~F}_{16}$ |

ROM area

| ROM size <br> (bytes) | Address <br> YYYY16 | Address <br> ZZZZ16 |
| :---: | :---: | :---: |
| 4096 | F00016 | F08016 |
| 8192 | E00016 | E08016 |
| 12288 | D00016 | D08016 |
| 16384 | C00016 | C08016 |
| 20480 | B00016 | B08016 |
| 24576 | A00016 | A08016 |
| 28672 | 900016 | 908016 |
| 32768 | 800016 | 808016 |
| 36864 | 700016 | 708016 |
| 40960 | 600016 | 608016 |
| 45056 | 500016 | 508016 |
| 49152 | 400016 | 408016 |
| 53248 | 300016 | 308016 |
| 57344 | 200016 | 208016 |
| 61440 | 100016 | 108016 |

Fig. 9 Memory map diagram

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 |  |
| 000216 |  |
| 000316 |  |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4, ADKEY pin selection (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| 000C ${ }_{16}$ | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 |  |
| 000F16 |  |
| 001016 | LCD display register 0(LCD0) |
| 001116 | LCD display register 1(LCD1) |
| 001216 | LCD display register 2(LCD2) |
| 001316 | LCD display register 3(LCD3) |
| 001416 | LCD display register 4(LCD4) |
| 001516 | LCD display register 5(LCD5) |
| 001616 | LCD display register 6(LCD6) |
| 001716 | LCD display register 7(LCD7) |
| 001816 | LCD display register 8(LCD8) |
| 001916 | LCD display register 9(LCD9) |
| 001A16 | LCD display register 10(LCD10) |
| 001B16 | LCD display register 11(LCD11) |
| 001C16 | LCD display register 12(LCD12) |
| 001D16 | Serial I/O control register (SIOCON) |
| 001E16 |  |
| 001F16 | Serial I/O register (SIO) |


| 002016 | Timer X (low) (TXL) |
| :---: | :---: |
| 002116 | Timer X (high) (TXH) |
| 002216 | Timer Y (low) (TYL) |
| 002316 | Timer Y (high) (TYH) |
| 002416 | Timer 1 (T1) |
| 002516 | Timer 2 (T2) |
| 002616 | Timer 3 (T3) |
| 002716 | Timer X mode register (TXM) |
| 002816 | Timer Y mode register (TYM) |
| 002916 | Timer 123 mode register (T123M) |
| 002A16 | $\phi$ output control register |
| 002B16 |  |
| 002C16 | Temporary data register 1 (TD0) |
| 002D16 | Temporary data register 2 (TD1) |
| 002E16 | Temporary data register 3 (TD2) |
| 002F16 | RRF register (RRF) |
| 003016 |  |
| 003116 |  |
| 003216 |  |
| 003316 | PULL register |
| 003416 | A-D control register (ADCON) |
| 003516 | A-D conversion register (AD) |
| 003616 |  |
| 003716 |  |
| 003816 | Segment output enable register (SEG) |
| 003916 | LCD mode register (LM) |
| $003 \mathrm{~A}_{16}$ | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1(IREQ1) |
| 003D16 | Interrupt request register 2(IREQ2) |
| 003E16 | Interrupt control register 1(ICON1) |
| 003F16 | Interrupt control register 2(ICON2) |

Fig. 10 Memory map of special function register (SFR)

## I/O PORTS

## Direction Registers (Ports P2-P6)

The I/O ports (P2-P6) have direction registers which determine the input/output direction of each individual pin
When " 0 " is written to the bit corresponding to a pin, that pin becomes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

## Pull-up/Pull-down Control

By setting the PULL register (address 003316), I/O ports can control pull-up/pull-down (pins also used as segment output pin: pulldown, other pins: pull-up). Pull-up/pull-down of pins are performed by setting the PULL register to "1"

However, the contents of PULL register does not affect ports programmed as the output ports.
Input port P0 and I/O port P2 are pulled-down in the initial state.
Also, the pull-down setting is invalid for pins set to segment output with the segment output enable register (address 003816)


Note: These ports are invalid when selecting SEG.

Fig. 11 Structure of PULL register

Table 5 List of I/O port function

| Pin | Name | Input/Output | I/O Format | Non-Port Function | Related SFRs | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM0-COM3 | Common | Output | LCD common output |  | LCD mode register | (16) |
| P00/SEG0- <br> P07/SEG7 | Input Port P0 | Input, individual bits | CMOS compatible input level CMOS 3-state output | LCD segment output | PULL register <br> Segment output enable register LCD0-LCD3 | (1) |
| SEG8-/SEG16 | Segment | Output | LCD segment output |  | LCD mode register LCD4-LCD8 | (17) |
| $\begin{aligned} & \hline \text { P20/SEG17- } \\ & \text { P27/SEG24 } \end{aligned}$ | I/O Port P2 | Input/output individual bits | CMOS compatible input level CMOS 3-state output | LCD segment output | PULL register <br> Segment output enable register LCD8-LCD12 | (2) |
| P30(LED)/KW0P34(LED)/KW4 | I/O Port P3 | Input/output individual bits | CMOS compatible input level CMOS 3-state output | Key input (key-on wake-up) interrupt input | PULL register Interrupt control register | (3) |
| ANo/ADKEY0AN3/ADKEY3 | A-D conversion input | Input | Analog input | ADKEY input | A-D control register P4 data latch (ADKEY selected) | (15) |
| P44/AN4P47/AN7 | I/O Port P4 | Input/output individual bits | CMOS 3-state output CMOS compatible input level | A-D conversion input | PULL register A-D control register | (4) |
| P50/INT0, P51/INT1 | I/O Port P5 | Input/output individual bits | CMOS 3-state output CMOS compatible input level | Interrupt input | PULL register Interrupt edge selection register | (3) |
| P52/CNTR0 |  |  |  | Timer X function input/output | PULL register Timer X mode register | (5) |
| P53/CNTR1 |  |  |  | Timer Y function input | PULL register Timer Y mode register | (6) |
| P54/SIN |  |  |  | Serial I/O function output | PULL register <br> Serial I/O control register | (7) |
| P55/Sout |  |  |  |  |  | (8) |
| P56/ScLK |  |  |  |  |  | (9) |
| P57/SRDY |  |  |  |  |  | (10) |
| P60/XCIN P61/XCOUT | 1/O port P6 | Input/output individual bits | CMOS compatible input level CMOS 3-state output | Sub-clock generating circuit input/output | PULL register CPU mode register | (11) |
| P62/Tout |  |  |  | Timer 2 output | PULL register Timer X mode register | (13) |
| P63/QOUT |  |  |  | ¢ clock output | PULL register <br> $\phi$ output control register | (14) |
| P64 |  |  |  |  | PULL register | (18) |

Notes 1: For details of how to use double function ports as function I/O ports, refer to the applicable sections.
2: When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate Especially, power source current may increase during execution of the STP and WIT instructions. Fix the unused input pins to "H" or "L" through a resistor.


Fig. 12 Port block diagram (1)


Fig. 13 Port block diagram (2)


Fig. 14 Port block diagram (3)

## INTERRUPTS

Interrupts occur by thirteen sources: five external, seven internal, and one software

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".

Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The BRK instruction cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt. When several interrupts occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared
3. The interrupt jump destination address is read from the vector table into the program counter.

- Notes on Interrupts

When the active edge of an external interrupt (INT0, INT1, CNTR0 or CNTR1) is set or an interrupt source where several interrupt source is assigned to the same vector address is switched, the corresponding interrupt request bit may also be set. Therefore, take following sequence:
(1) Disable the interrupt
(2) Set the interrupt edge selection register (Timer X control register for CNTR0, Timer Y mode register for CNTR1).
(3) Clear the set interrupt request bit to "0."
(4) Enable the interrupt

Table 6 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INTo input | External interrupt (active edge selectable) |
| INT1 | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Timer X | 4 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 5 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 1 | 6 | FFEF16 | FFEE16 | At timer 1 underflow |  |
| Timer 3 | 7 | FFED16 | FFEC16 | At timer 3 underflow |  |
| CNTRo | 8 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| CNTR1 | 9 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Timer 2 | 10 | FFE716 | FFE616 | At timer 2 underflow |  |
| Serial I/O | 11 | FFE316 | FFE216 | At completion of serial I/O data transmission or reception |  |
| Key input <br> (Key-on wake-up) | 12 | FFE116 | FFE016 | At falling of conjunction of input level for port P3 (at input mode) | External interrupt (valid at falling) |
| A-D conversion | 13 | FFDF16 | FFDE16 | At completion of A-D conversion | Valid when A-D interrupt is selected |
| BRK instruction | 14 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 15 Interrupt control


Fig. 16 Structure of interrupt-related registers

## Key Input Interrupt (Key-on Wake Up)

A Key-on wake up interrupt request is generated by applying " L " level voltage to any pin of port P3 that have been set to input mode. In other words, it is generated when AND of input level
goes from "1" to "0". An example of using a key input interrupt is shown in Figure 17, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P30-P33.


Fig. 17 Connection example when using key input control register, key input interrupt and port P3 block diagram

## TIMERS

The 38C1 group has five timers: timer X , timer Y , timer 1, timer 2, and timer 3. Timer $X$ and timer $Y$ are 16-bit timers, and timer 1 , timer 2, and timer 3 are 8-bit timers.
All timers are down count timers. When the timer reaches " 0 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".

Read and write operation on 16-bit timer must be performed for both high- and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.


Fig. 18 Timer block diagram

## Timer X

Timer X is a 16 -bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

## (1) Timer mode

The timer counts the followings;

- $f($ XIN ) (input frequency to XIN pin) divided by 16 in middle-, or high-speed mode
- $f($ XCIN) (sub-clock oscillation frequency) divided by 16 in lowspeed mode
- $f$ (XROSC) (built-in ring oscillator oscillation frequency) divided by 16 in ring oscillator mode


## (2) Pulse output mode

Each time the timer underflows, a signal output from the CNTRo pin is inverted and $f($ XIN $), f($ ROSC $)$ or $f($ XCIN $)$ can be selected for the count source. Except for them, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P52 direction register to output mode.

## (3) Event counter mode

The timer counts signals input through the CNTRo pin.
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P52 direction register to input mode.

## (4) Pulse width measurement mode

The count source is $f(X I N) / 16$ in the middle-, or high-speed mode, $f($ Rosc $) / 16$ in ring oscillator mode, and $f(X C I N) / 16$ in the low-speed mode. If CNTR0 active edge switch bit is " 0 ", the timer counts while the input signal of CNTRo pin is at " H ". If it is " 1 ", the timer counts while the input signal of CNTRo pin is at "L". When using a timer in this mode, set the corresponding port P52 direction register to input mode.

## - Timer X Write Control

If the timer X write control bit is " 0 ", when the value is written in the address of timer X , the value is loaded in the timer X and the latch at the same time.
If the timer $X$ write control bit is " 1 ", when the value is written in the address of timer $X$, the value is loaded only in the latch. The value in the latch is loaded in timer $X$ after timer $X$ underflows.
If the value is written in latch only, when the value is written in latch at the timer underflow, the value is loaded in the timer X and the latch at the same time. Also, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer $X$ are performed at the same timing.

## Note on CNTRo interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.

## Note on count source selection bit

Except the pulse output mode, write " 0 " to the count source selection bit.
When the timer X count source selection bit is set to " 1 ", as for the recommended operating condition of the main clock input frequency $f(X I N)$, the rating value at the high-speed mode is applied.

## -Note on interrupt in pulse output mode

When the count source selection bit is "1" in the pulse output mode, the timing when the timer X interrupt request occurs may be early or lately for one instruction cycle.
 built-in ring oscillator in the ring oscillator mode, and sub-clock in the low-speed mode. Do not write "1" to the count source selection bit except the pulse output mode.

Fig. 19 Structure of timer X mode register

## Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

## (1) Timer mode

The timer counts the followings;

- $\mathrm{f}(\mathrm{XIN}) / 16$ in middle-, or high-speed mode
- $f($ XCIN $) / 16$ in low-speed mode
- $f($ XRosc $)$ divided by 16 in ring oscillator mode


## (2) Period measurement mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer $Y$ latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.
The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer $Y$ is read once after the reload.
The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the corresponding port P53 direction register to input mode.

## (3) Event counter mode

The timer counts signals input through the CNTR1 pin
Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P53 direction register to input mode.

## (4) Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P53 direction register to input mode.

## ©Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.


Fig. 20 Structure of timer Y mode register

## Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8 -bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

## -Timer 2 Write Control

If the timer 2 write control bit is " 0 ", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.
If the timer 2 write control bit is " 1 ", when the value is written in the address of timer 2 , the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

## - Timer 2 Output Control

When the timer 2 (TOUT) is output enabled, an inversion signal from pin TOUT is output each time timer 2 underflows. In this case, set the port P62 shared with the port TOUT to the output mode.

## ■Note on Timer 1 to Timer 3

When the count source of timers 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3 , when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.
Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3 .


Fig. 21 Structure of timer 123 mode register

## Serial I/O

The serial I/O function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O register.

## [Serial I/O Control Register (SIOCON)] 001D16

The serial I/O control register contains 8 bits which control various serial I/O functions.

- Notes on Serial I/O

Write data to the serial I/O register only when the ScLK pin is "H".


Note: $\phi$ SOURCE represents the oscillation frequency of XIN input in the middle- and high-speed mode, built-in ring oscillator in the ring oscillator mode and sub-clock in the low-speed mode.

Fig. 22 Structure of serial I/O control register


Fig. 23 Block diagram of serial I/O function


Fig. 24 Timing of serial I/O function

## A-D CONVERTER

The functional blocks of the A-D converter are described below.

## - A-D Converter

The conversion method of this A-D converter is the 8-bit resolution successive comparison method. This A-D converter has the ADKEY function for A-D conversion of " $L$ " level analog input to ADKEY pin automatically.

## [A-D Conversion Register (AD)] 003516

The A-D conversion register is a read-only register that contains the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

After power on or system is released from reset, the value is undefined.

## [A-D Control Register (ADCON)] 003416

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at " 0 " during an A-D conversion, then changes to " 1 " when the A$D$ conversion is completed. Writing " 0 " to this bit starts the A-D conversion. Bit 4 enables the ADKEY function. Writing " 1 " to this bit enables the ADKEY function. When this function is set to be valid, the analog input pin selection bits are invalid. Also, when the bit 4 is " 1 ", do not write " 0 " to bit 3 by program.

## Resistor ladder

The resistor ladder divides the voltage between Vcc and Vss by 256, and outputs the comparison voltages to the comparator.

## Channel Selector

The channel selector selects one of the input ports AN7-ANo

## Comparator and Control Circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage and store the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to " 1 ".
The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the charge is lost if the conversion speed is not enough.
Accordingly, set $f($ XIN $)$ to at least 500 kHz during A-D conversion in the middle- or high-speed mode.
Also, do not execute the STP and WIT instructions during the A-D conversion.

In the low-speed mode, since the A-D conversion is executed by the built-in self-oscillation circuit, the minimum value of $f(X I N)$ frequency is not limited.


Fig. 25 Structure of A-D control register


Fig. 26 A-D converter block diagram

## ADKEY Control Circuit

The ADKEY function is the function for A-D conversion of the " L " level analog input voltage input to the ADKEY pin automatically. This function can be used also in the state of STP and WIT.

## - ADKEY Selection

Two or more ADKEY pins can be selected by the low-order 4 bits of P4 data register.
If " $L$ " level input to an ADKEY pin is detected, other bits are set to " 0 " and only the corresponding ADKEY selection bit is set to " 1 ". As a result, the pin with "L" level input can be recognized.

## - ADKEY Enable

The ADKEY function is enabled by writing " 1 " to the ADKEY enable bit. Surely, in order to enable ADKEY functin, set "1" to the ADKEY enable bit, after selecting the ADKEY pin.
ADKEY becomes disabled automatically after the A-D conversion end by the ADKEY function. When the ADKEY enable bit of the AD control register is " 1 ", the analog input pin selection bits become invalid. Please do not write " 0 " in the AD conversion completion bit by the program during ADKEY enabled state.

## [ADKEY Control Circuit]

The pins which performs A-D conversion is selected with the ranking of ADKEY0, ADKEY1, ADKEY2, and ADKEY3 when there is an "L" level input simultaneously to two or more valid ADKEY pins. In order to obtain a more exact conversion result, by the A-D conversion with ADKEY, execute the following;
(1) set the input to the ADKEY pin into a steep falling waveform,
(2) stabilize the input voltage within 8 clock cycle ( $1 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=$ 8 MHz ) after the input voltage is under VIL, and
(3) maintain the input voltage until the completion of the A-D conversion.

The threshold voltage with an actual ADKEY pin is the voltage between Vif-Vil
In order not to make ADKEY operation perform superfluously in a noise etc., in the state of the waiting for an input, set the voltage of an ADKEY pin to $\mathrm{VIH}(0.9 \mathrm{VCC})$ or more.
When the following operations are performed, the A-D conversion operation cannot be guaranteed.

- When the CPU mode register is operated during A-D conversion operation,
- When the AD conversion control register is operated during A-D conversion operation,
- When STP or WIT instructin is executed during A-D conversion operation,
- When the ADKEY pin selection bit is operated during A-D conversion operation at selecting ADKEY function, and
- Return operation by reset, STOP or WIT under A-D conversion operation at selecting ADKEY function is performed.


Fig. 27 Structure of ADKEY pin selection bits

## Definition of A-D converter accuracy

The A-D conversion accuracy is defined below (refer to Figure 28).

- Relative accuracy
(1) Zero transition voltage ( VOT )

This means an analog input voltage when the actual A-D conversion output data changes from " 0 " to " 1 ."
(2) Full-scale transition voltage (VFST)

This means an analog input voltage when the actual A-D conversion output data changes from " 255 " to " 254 ."
(3) Linearity error

This means a deviation from the line between Vot and VFST of a converted value between Vot and VFST.
(4) Differential non-linearity error

This means a deviation from the input potential difference required to change a converter value between Vot and VFSt by 1 LSB at the relative accuracy.

- Absolute accuracy

This means a deviation from the ideal characteristics between 0 to Vref (Vcc in 38C1 Group) of actual A-D conversion characteristics.

Vn : Analog input voltage when the output data changes from " n " to " $n+1$ " ( $n=0$ to 254)

- 1LSB at relative accuracy $\rightarrow \frac{\text { VFST-V0T }}{254}$
-1LSB at absolute accuracy $\rightarrow \frac{\text { VREF }^{\star}}{256}$
* VREF = Vcc in the 38C1 Group.


Fig. 28 Definition of A-D conversion accuracy

## LCD DRIVE CONTROL CIRCUIT

The 38C1 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display register
- Segment output enable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 25 segment output pins and 4 common output pins can be used.
Up to 100 pixels can be controlled for LCD display. When the LCD enable bit is set to " 1 " after data is set in the LCD mode register,
the segment output enable register and the LCD display register, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 7. Maximum number of display pixels at each duty ratio

| Duty ratio | Maximum number of display pixel |
| :---: | :--- |
| 1 | 25 dots <br> or 8 segment LCD 3 digits |
| 2 | 50 dots <br> or 8 segment LCD 6 digits |
| 3 | 75 dots <br> or 8 segment LCD 9 digits |
| 4 | 100 dots <br> or 8 segment LCD 12 digits |



Segment output enable register (SEG : address 003816, initial value: 0016)

Segment output enable bit 0
b3b2b1b0
0000 : SEG8-SEG16 Enabled 0001 : SEG4-SEG16 Enabled 0010 : SEG2-SEG16 Enabled 0011 :SEG1-SEG16 Enabled $01 \times X$ : SEG0-SEG16 Enabled 1000 :SEG0-SEG17 Enabled 1001 : SEG0-SEG18 Enabled 1010 : SEG0-SEG19 Enabled 1011 : SEG0-SEG20 Enabled 1100 : SEG0-SEG21 Enabled 1101 : SEG0-SEG22 Enabled 1110 : SEG0-SEG23 Enabled 1111 :SEG0-SEG24 Enabled
$\qquad$ $\succ($ Note 1)
(Do not write " 1 " to these bits)


Notes 1: Set the direction register of the port which is also used as the segment output enabled pin to " 1 ". 2: When " 1 duty" is selected by the duty ratio selection bit, set the bias control bit to " 1 ".
3: LCDCK is a clock for a LCD timing controller.
$\phi$ source represents the oscillation frequency of XIN input in the middle- and high-speed mode, built-in ring oscillator in the ring oscillator mode, and sub-clock in the low-speed mode.

Fig. 29 Structure of segment output enable register and LCD mode register
Data bus


Fig. 30 Block diagram of LCD controller/driver

## Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage shown in Table 8 according to the bias value.
Select a bias value by the bias control bit (bit 2 of the LCD mode register).

## Common Pin and Duty Ratio Control

The common pins (COM0-COM3) to be used are determined by duty ratio.
Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).
When the LCD enable bit is " 0 ", the output of $\mathrm{COM} 0-\mathrm{COM} 3$ is " L " level.

Table 8. Bias control and applied voltage to VL1-VL3

| Bias value | Voltage value |
| :---: | :---: |
| 1/3 bias | $\begin{aligned} & \hline \mathrm{VL3}=\mathrm{VLCD} \\ & \mathrm{VL2}=2 / 3 \mathrm{VLCD} \\ & \mathrm{VL1}=1 / 3 \mathrm{VLCD} \end{aligned}$ |
| 1/2 bias | $\begin{aligned} & \mathrm{VL3}=\mathrm{VLCD} \\ & \mathrm{VL2}=\mathrm{VL} 1=1 / 2 \mathrm{VLCD} \end{aligned}$ |
| 1/1 bias (static) | $\begin{aligned} & \mathrm{VL3}=\mathrm{VLCD} \\ & \mathrm{VL2}=\mathrm{VL1}=1 / 2 \mathrm{VSS} \end{aligned}$ |

Note : VLCD is the maximum value of supplied voltage for the LCD panel.

Table 9. Duty ratio control and common pins used

| Duty <br> ratio | Duty ratio selection bits |  | Common pins used |
| :---: | :---: | :---: | :--- |
|  | Bit 1 | Bit 0 |  |
| 1 | 0 | 0 | COM 0 (Note 1) |
| 2 | 0 | 1 | $\mathrm{COM} 0, \mathrm{COM} 1$ (Note 2) |
| 3 | 1 | 0 | $\mathrm{COM} 0-\mathrm{COM} 2$ (Note 3) |
| 4 | 1 | 1 | $\mathrm{COM} 0-\mathrm{COM} 3$ |

Notes 1: Set COM1, COM2 and COM3 to be open.
2: Set COM 2 and COM 3 to be open.
3: Set COM to be open.


Fig. 31 Example of circuit at each bias

## LCD Display register

Address 001016 to 001C16 is the LCD display register. When " 1 " are written to these addresses, the corresponding segments of the LCD display panel are turned on.
$f($ LCDCK $)=\frac{\text { (frequency of count source for LCDCK) }}{\text { (divider division ratio }}$
Frame frequency $=\frac{f(\text { LCDCK })}{\text { duty ratio }}$

## LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 001016 | SEG1 |  |  |  | SEGo |  |  |  |
| 001116 | SEG3 |  |  |  | SEG2 |  |  |  |
| 001216 | SEG5 |  |  |  | SEG4 |  |  |  |
| 001316 | SEG7 |  |  |  | SEG6 |  |  |  |
| 001416 | SEG9 |  |  |  | SEG8 |  |  |  |
| 001516 | SEG11 |  |  |  | SEG10 |  |  |  |
| 001616 | SEG13 |  |  |  | SEG12 |  |  |  |
| 001716 | SEG15 |  |  |  | SEG14 |  |  |  |
| 001816 | SEG17 |  |  |  | SEG16 |  |  |  |
| 001916 | SEG19 |  |  |  | SEG18 |  |  |  |
| 001 A 16 | SEG21 |  |  |  | SEG20 |  |  |  |
| 001B16 | SEG23 |  |  |  | SEG22 |  |  |  |
| $001 C_{16}$ | - |  |  |  | SEG24 |  |  |  |
|  | COM3 | COM2 | COM1 | COM0 | COM3 | COM2 | COM1 | COMO |

Fig. 32 LCD display register map


Fig. 33 LCD drive waveform (1/2 bias, $1 / 1$ bias)


Fig. 34 LCD drive waveform (1/3 bias)

## OTHER FUNCTION REGISTERS

- $\phi$ clock output function

The internal clock $\phi$ can be output from port P63 by setting the $\phi$ output control register.
At $\phi$ clock output, set " 1 " to the bit 3 of the port P6 direction register.


Fig. 35 Structure of clock output control register

- Temporary data register

The temporary data register (addresses 002C16 to 002E16) is the 8 -bit register and does not have the control function. It can be used to store data temporarily. It is initialized after reset.

RRF register
The RRF register (address 002F16) is the 8-bit register and does not have the control function.
As for the value written in this register, high-order 4 bits and loworder 4 bits interchange.
It is initialized after reset.


Fig. 36 Structure of temporary data register, RRF register

## RESET CIRCUIT

To reset the microcomputer, $\overline{R E S E T}$ pin should be held at an "L" level for $2 \mu$ s or more. Then the RESET pin is returned to an " H " level (the power source voltage should be between Vcc(min.) and 5.5 V ), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc for Vcc of Vcc (min.).


Fig. 37 Example of reset circuit


Fig. 38 Reset Sequence


Fig. 39 Internal state of microcomputer immediately after reset

## CLOCK GENERATING CIRCUIT

The oscillation circuit of 38C1 group can be formed by connecting an oscillator, capacitor and resistor between XIN and Xout (XCIn and XCOUT). To supply a clock signal externally, input it to the XIN pin and make the Xout pin open. The clocks that are externally generated cannot be directly input to XCIN. Use the circuit constants in accordance with the oscillator manufacturer's recommended values. No external resistor is needed between XIN and Xout since a feed-back resistor exists on-chip. However, a $10 \mathrm{M} \Omega$ external feed-back resistor is needed between XcIN and Xcout. Immediately after reset is released, only the built-in ring oscillator starts oscillating, XIN -XOUT oscillation stops oscillating, and XCIN and Xcout pins function as I/O ports.

## Operation mode

## (1) Ring oscillator mode

The internal clock $\phi$ is the built-in ring oscillator oscillation divided by 8 .

## (2) Middle-speed mode

The internal clock $\phi$ is the frequency of XIN divided by 8 .

## (3)High-speed mode

The internal clock $\phi$ is half the frequency of XIN.

## (4) Low-speed mode

The internal clock $\phi$ is half the frequency of XCIN.

After reset release and when system returns from the stop mode, the ring oscillator mode is selected.
Refer to the clock state transition diagram for the setting of transition to each mode.
The XIN-XOUT oscillation is controlled by the bit 5 of CPUM, and the sub-clock oscillation is controlled by the bit 4 of CPUM. When the mode is switched to the ring oscillator mode, set the bit 3 of CPUM to " 1 ".
In the ring oscillator mode, the oscillation by the oscillator can be stopped. In the low-speed mode, the power consumption can be reduced by stopping the XIN-XOUT oscillation.
When the mode is switched from the ring oscillator mode to the low-speed mode, the built-in ring oscillator is stopped.
Set enough time for oscillation to stabilize by programming to restart the stopped oscillation and switch the operation mode. Also, set enough time for oscillation to stabilize by programming to switch the timer count source.

Note: If you switch the mode between ring oscillator mode, middle/high-speed mode and low-speed mode, stabilize both XIN and XCIN oscillations. Especially be careful immediately after power-on and at returning from stop mode. Refer to the clock state transition diagram for the setting of transition to each mode. Set the frequency in the condition that $f(X I N)>3 \cdot f(X C I N)$.
When the middle- and high-speed mode are not used (XINXout oscillation and external clock input are not performed), connect XIN to Vcc through a resistor.

## Oscillation Control

## (1) Stop mode

Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. If the STP instruction is executed, the internal clock $\phi$ stops at an "H" level, and main clock, ring oscillator and sub-clock oscillators stop.
In this time, " 0116 " is set to timer 1 and the ring oscillator is connected forcibly for the system clock and the timer 1 count source. Also, the bits of the timer 123 mode register except bit 4 are cleared to " 0 ".
When an external interrupt is received, the clock oscillated before stop mode and the ring oscillator start oscillating.
However, bit 3 of CPUM is set to " 1 " forcibly and system returns to the ring oscillator mode.
Tthe internal clock $\phi$ is supplied to the CPU after timer 1 underflows. However, when the system clock is switched from the ring oscillator to main clock and sub-clock, generate the wait time enough for oscillation stabilizing by program.

## (2) Wait mode

If the WIT instruction is executed, only the internal clock $\phi$ stops at an "H" level. The states of main clock, ring oscillator and sub-clock are the same as the state before the executing the WIT instruction and the oscillation does not stop. Since the internal clock $\phi$ restarts when an interrupt is received, the instruction is executed immediately.


Fig. 40 Oscillator circuit


Fig. 41 External clock input circuit


Note: When Xc oscillation is selected for internal system clock, set the port Xc switch bit to " 1 ".

Fig. 42 Clock generating circuit block diagram


Notes 1: Switch the mode by the arrows shown between the mode blocks.
The all modes can be switched to the stop mode or the wait mode.
2: Timer and LCD operate in the wait mode. System is returned to the source mode when the wait mode is ended.

3: CM4, CM5 and CM6 are retained in the stop mode. System is returned to the ring oscillator mode ( $\mathrm{CM} 3=1, \mathrm{CM} 7=0$ ).
4: When the stop mode is ended, set the oscillation stabilizing wait time in the ring oscillator mode.
5: When the stop mode is ended, set the initial value to CM6 (CM6=1).
6: Execute the transition after the oscillation used in the destination mode is stabilized.
7: When system goes to ring oscillator mode, the oscillation stabilizing wait time is not needed.
8: Do not go to the high-speed mode from the ring oscillator mode.
9: Write the proper values for destination mode beforehand.
10: The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. $f($ ROSC ) indicates the oscillation frequency of ring oscillator.

Fig. 43 State transitions of system clock

## NOTES ON PROGRAMMING <br> Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.
In particular, it is essential to initialize the index $X$ mode $(T)$ and the decimal mode (D) flags because of their effect on calculations.

## Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to " 1 ", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative $(\mathrm{N})$, overflow $(\mathrm{V})$, and zero (Z) flags are invalid.

## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
The execution of these instructions does not change the contents of the processor status register.

## Ports

The contents of the port direction registers cannot be read.
The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\mathrm{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the SRDY output enable bit to "1".
In serial I/O, the SOUT pin goes to high impedance state after transmission is completed.

## A-D Converter

The comparator is constructed linked to a capacitor. The conversion accuracy may be low because the charge is lost if the conversion speed is not enough.
Accordingly, set $f(\mathrm{XIN})$ to at least 500 kHz during A-D conversion in the middle- or high-speed mode.
Also, do not execute the STP or WIT instruction during an A-D conversion.
In the low-speed mode, since the A-D conversion is executed by the built-in self-oscillation circuit, the minimum value of $f(X I N)$ frequency is not limited.

## Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The frequency of the internal clock $\phi$ is half of the XIN frequency.

## NOTES ON USE

## VL3 pin

When LCD drive control circuit is not used, connect VL3 to Vcc.

## Countermeasures against noise

(1) Shortest wiring length
(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

Reason
The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 44 Wiring for the RESET pin
(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.
- Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 45 Wiring for clock I/O pins
(2) Connection of bypass capacitor across Vss line and Vcc line In order to stabilize the system operation and avoid the latch-up, connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 46 Bypass capacitor across the Vss line and the Vcc line

## (3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage or/and temperature is wide.
Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

- Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.
(2) Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason
Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 47 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently

## (4) Analog input

The analog input pin is connected to the capacitor of a voltage comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A-D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A-D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.
(5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A-D conversion accuracy, and the amount of -proof of noise incorrect operation may differ from the ideal values.
When these products are used switching, perform system evaluation for each product of every after confirming product specification.
(6) Wiring to VPP pin of One Time PROM version

Connect an approximately $5 \mathrm{k} \Omega$ resistor to the VPP pin the shortest possible in series and also to the Vss pin.

Note: Even when a circuit which included an approximately $5 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

- Reason

The VPP pin of the One Time PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the built-in PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway


Fig. 48 Wiring for the VPP pin of One Time PROM

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Order Confirmation Form*
2.Mark Specification Form*
3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version (M38C13E6FP/HP) can be read or programmed with a generalpurpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 10. Programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| M38C13E6FP | PCA7438F-64A |
| M38C13E6HP | PCA7438H-64A |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 49 is recommended to verify programming.


Caution: The screening temperature is far higher than the storage temperature. Never expose to $150{ }^{\circ} \mathrm{C}$ exceeding 100 hours.

Fig. 49 Programming and testing of One Time PROM version

## ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings

Table 11 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 | V |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 34$, <br>  $\mathrm{P} 44-\mathrm{P} 47, \mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 64$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage VL1 |  | -0.3 to VL2 | V |
| VI | Input voltage VL2 |  | VL1 to VL3 | V |
| VI | Input voltage VL3 |  | VL2 to 6.5 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage AN0-AN3 |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss (Mask ROM version) |  | -0.3 to Vcc+0.3 | V |
| VI | Input voltage CNVss (One Time PROM version) |  | -0.3 to 13 | V |
| Vo | Output voltage P20-P27 | At output port | -0.3 to Vcc +0.3 | V |
|  |  | At segment output | -0.3 to VL3+0.3 | V |
| Vo | Output voltage P30-P34, P44-P47, P50-P57, P60-P64 |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage SEG0-SEG24 |  | -0.3 to VL3+0.3 | V |
| Vo | Output voltage XOUT |  | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

Table 12 Recommended operating conditions
( $\mathrm{Vcc}=1.8$ to 5.5 V (One Time PROM version: 2.2 to 5.5 V ), $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage <br> (Note 1) | High-speed mode | $\mathrm{f}(\mathrm{XIN}) \leq 8 \mathrm{MHz}$ | 4.0 | 5.0 | 5.5 | V |
|  |  |  | $f($ XIN $) \leq 6 \mathrm{MHz}$ | 3.0 | 5.0 | 5.5 | V |
|  | Mask ROM version | High-speed mode | $f($ XIN $) \leq 4 \mathrm{MHz}$ | 2.0 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode | $f($ XIN $) \leq 8 \mathrm{MHz}$ | 2.0 | 5.0 | 5.5 | V |
|  |  |  | $\mathrm{f}(\mathrm{XIN}) \leq 6 \mathrm{MHz}$ | 1.8 | 5.0 | 5.5 | V |
|  |  | Low-speed, ring oscillator operation mode |  | 1.8 | 5.0 | 5.5 | V |
|  | One Time PROM version | High-speed mode | $f($ XIN $) \leq 4 \mathrm{MHz}$ | 2.5 | 5.0 | 5.5 | V |
|  |  | Middle-speed mode | $\mathrm{f}(\mathrm{XIN}) \leq 8 \mathrm{MHz}$ | 2.5 | 5.0 | 5.5 | V |
|  |  |  | $f($ XIN $) \leq 6 \mathrm{MHz}$ | 2.2 | 5.0 | 5.5 | V |
|  |  | Low-speed, ring oscillator operation mode |  | 2.2 | 5.0 | 5.5 | V |
|  | When oscillation starts (Note 2) | Mask ROM version |  | 2.2 | 5.0 | 5.5 | V |
|  |  | One Time PROM version |  | 2.5 | 5.0 | 5.5 | V |
| Vss | Power source voltage |  |  |  | 0 |  | V |
| CNVss |  |  |  |  | 0 | 0.2Vcc | V |
| VL3 | LCD power source voltage |  |  | 2.5 |  |  | V |
| VIA | Analog input voltage AN0-AN7 |  |  | Vss |  | Vcc | V |
| VIH | "H" input voltage P00-P07, P20-P27, P44-P47, P55, P57, P62-P64 |  |  | 0.7 Vcc |  | Vcc | V |
| VIH | "H" input voltage P60, P61 (CM4=0) |  |  | 0.7 Vcc |  | Vcc | V |
| VIH | "H" input voltage P30-P34, P50-P54, P56 |  |  | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage RESET |  |  | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage XIN |  |  | 0.8Vcc |  | Vcc | V |
| VIL | "L" input voltage P00-P07, P20-P27, P44-P47, P55, P57, P62-P64 |  |  | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage P60, P61 (CM4=0) |  |  | 0 |  | 0.3 Vcc | V |
| VIL | "L" input voltage P30-P34, P50-P54, P56 |  |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage $\overline{\text { RESET }}$ |  |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage XIN |  |  | 0 |  | 0.2 Vcc | V |

Notes 1: When the A-D converter is used, refer to the recommended operating condition for A-D conversion.
2: Oscillation start voltage and oscillation start time depend on the oscillator, the circuit constant and temperature. Especially, be careful that an oscillation start of the high-frequency oscillator may be difficult at low-voltage. Until the oscillation is stabilized, wait in the ring oscillator mode.

Table 13 Recommended operating conditions
( $\mathrm{Vcc}=1.8$ to 5.5 V (One Time PROM version: 2.2 to 5.5 V ), $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | $\begin{array}{c}\text { Parameter }\end{array}$ | Limits |
| :--- | :--- | :--- | :---: | :---: |
|  | "H" total peak output current (Note 1) |  |
| P20-P27, P30-P34 |  |  |$)$

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.
2: The peak output current is the peak current flowing in each port.
3: The average output current is average value measured over 100 ms .

Table 14 Recommended operating conditions
( $\mathrm{V} C \mathrm{c}=1.8$ to 5.5 V (One Time PROM version: 2.2 to 5.5 V ), $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Condition | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| f(CNTRo) <br> f(CNTR1) | Timer $X$ and Timer $Y$ Input frequency (duty cycle 50\%) | $(4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V})$ |  |  | 4.0 | MHz |
|  |  | (Mask ROM version: $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ ) (One Time PROM version: $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ ) |  |  | Vcc | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  | (Mask ROM version: Vcc $\leq 2.0 \mathrm{~V}$ ) |  |  | $5 \times \mathrm{Vcc}-8$ | MHz |
|  |  | (One Time PROM version: $2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 3.0 \mathrm{~V}$ ) |  |  | 2XVcc-3 | MHz |
|  |  | (One Time PROM version: Vcc $\leq 2.5 \mathrm{~V}$ ) |  |  | $\frac{10 \times V C c-19}{3}$ | MHz |
| $f(X I N)$ | Main clock input frequency (duty cycle 50\%) <br> (Note 1) | High-speed mode (4.0 V $<\mathrm{Vcc} \leq 5.5 \mathrm{~V}$ ) |  |  | 8.0 | MHz |
|  |  | High-speed mode <br> (Mask ROM version: $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ ) <br> (One Time PROM version: $3.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ ) |  |  | $2 \times \mathrm{Vcc}$ | MHz |
|  |  | High-speed mode <br> (One Time PROM version: $2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 3.0 \mathrm{~V}$ ) |  |  | $4 \times \mathrm{Vcc}-6$ | MHz |
|  |  | Middle-speed mode (Note 3) (Note 4) <br> (Mask ROM version: $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ ) <br> (One Time PROM version: $2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ ) |  |  | 8.0 | MHz |
|  |  | Middle-speed mode (Note 3) (Note 4) |  |  | 6.0 | MHz |
| f (XCIN) | Sub-clock input oscillation frequency (Note 2) (Note 4) (duty cycle 50\%) |  |  | 32.768 | 80 | kHz |

Notes 1: When the A-D converter is used, refer to the recommended operating condition for A-D conversion.
2: When using the microcomputer in low-speed mode, set the clock input oscillation frequency on condition that $f(X \operatorname{XCIN})<f(X I N) / 3$.
3: When the timer $X$ count source selection bit is set to " 1 ", as for the recommended operating condition of the main clock input frequency $f(X I N)$, the rating value at the high-speed mode is applied.
4: Oscillation start voltage and oscillation start time depend on the oscillator, the circuit constant and temperature.
Especially, be careful that an oscillation start of the high-frequency oscillator may be difficult at low-voltage. Until the oscillation is stabilized, wait in the ring oscillator mode.

## Electrical Characteristics

Table 15 Electrical characteristics
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P20-P27 | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-0.2 \mathrm{~mA} \\ & \mathrm{Vcc}=1.8 \text { to } 5.5 \mathrm{~V} \text { (Note) } \end{aligned}$ | Vcc-0.8 |  |  | V |
| VOH | "H" output voltage P30-P34, P44-P47, P50-P57, P60-P64 | $\mathrm{IOH}=-2.5 \mathrm{~mA}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-0.5 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V} \text { (Note) } \end{aligned}$ | Vcc-0.8 |  |  | V |
| VoL | "L" output voltage P20-P27 | $\mathrm{IOL}=2.5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=0.5 \mathrm{~mA} \\ & \mathrm{Vcc}=1.8 \text { to } 5.5 \mathrm{~V} \text { (Note) } \end{aligned}$ |  |  | 0.8 | V |
| VoL | "L" output voltage P44-P47, P50-P57, P60-P64 | $\mathrm{IOL}=5 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1 \mathrm{~mA} \\ & \mathrm{Vcc}=1.8 \text { to } 5.5 \mathrm{~V} \text { (Note) } \end{aligned}$ |  |  | 0.8 | V |
| VoL | "L" output voltage P30-P34 | $\mathrm{IOL}=15 \mathrm{~mA}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=3 \mathrm{~mA} \\ & \mathrm{Vcc}=1.8 \text { to } 5.5 \mathrm{~V} \text { (Note) } \end{aligned}$ |  |  | 0.8 | V |
| V $\mathrm{T}_{+}$- $\mathrm{V}^{-}$ | Hysteresis <br> INT0, INT1, CNTR0, CNTR1, P30-P34 |  |  | 0.5 |  | V |
| VT+-VT- | Hysteresis ScLK, SIN |  |  | 0.5 |  | V |
| V $\mathrm{T}_{+}$- $\mathrm{V}_{\text {T- }}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | $\begin{aligned} & \text { "H" input current } \\ & \text { P30-P34, P44-P47, } \\ & \text { P50-P57, P60-P64 } \end{aligned}$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current P00-P07, P20-P27 | $\mathrm{VI}=\mathrm{VSS}$ <br> Pull-down "OFF" |  |  | 5.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vcc}$ <br> Pull-down "ON" | 60 | 120 | 240 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{Vcc}=3.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vcc} \\ & \text { Pull-down "ON" } \end{aligned}$ | 25 | 50 | 100 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, AN0-AN3 | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P20-P27 | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | $\begin{aligned} & \text { "L" input current } \\ & \text { P30-P34, P44-P47, } \\ & \text { P50-P57, P60-P64 } \end{aligned}$ | $\begin{aligned} & \text { VI = Vss } \\ & \text { Pull-up "OFF" } \end{aligned}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { VCC = } 5.0 \mathrm{~V}, \mathrm{VI}=\mathrm{VSS} \\ & \text { Pull-up "ON" } \end{aligned}$ | -60 | -120 | -240 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Vcc }=3.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss} \\ & \text { Pull-up "ON" } \end{aligned}$ | -25 | -50 | -100 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET, CNVss, AN0-AN3 | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| VRam | RAM hold voltage (Mask ROM version) | At clock stop | 1.8 |  | 5.5 | V |
|  | RAM hold voltage (One Time PROM version) | At clock stop | 2.2 |  | 5.5 | V |
| Rosc | Ring oscillator oscillation frequency | $\mathrm{VcC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 2500 | 5000 | 7500 | kHz |

Note: One Time PROM version: 2.2 to 5.5 V .

Table 16 Electrical characteristics
( $\mathrm{Vcc}=1.8$ to 5.5 V (One Time PROM version: 2.2 to 5.5 V ), $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$, output transistors "OFF", AD converter stopped, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power source current | $\mathrm{Vcc}=5 \mathrm{~V}$ <br> Mask ROM <br> version | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |  | 3.0 | 6.0 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) |  | 0.8 | 1.6 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ |  | 1.5 | 3.0 | mA |
|  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ <br> One Time PROM version | $f(\mathrm{XIN})=8 \mathrm{MHz}$ |  | 4.7 | 9.4 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) |  | 0.9 | 1.8 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ |  | 2.5 | 5.0 | mA |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ <br> Mask ROM version | $f(X I N)=4 \mathrm{MHz}$ |  | 0.6 | 1.2 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (in WIT state) |  | 0.3 | 0.6 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ |  | 0.4 | 0.8 | mA |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ <br> One Time PROM version | $f(X I N)=4 \mathrm{MHz}$ |  | 0.9 | 1.8 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (in WIT state) |  | 0.3 | 0.6 | mA |
|  |  |  | $f(\mathrm{XIN})=2 \mathrm{MHz}$ |  | 0.6 | 1.2 | mA |
|  |  | Vcc $=5 \mathrm{~V}$ <br> Mask ROM version | $f($ XIN $)=8 \mathrm{MHz}$ |  | 1.2 | 2.4 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) |  | 0.8 | 1.6 | mA |
|  |  |  | $f(X I N)=4 \mathrm{MHz}$ |  | 0.8 | 1.6 | mA |
|  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ <br> One Time PROM version | $f(X I N)=8 \mathrm{MHz}$ |  | 1.8 | 3.6 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) |  | 0.9 | 1.8 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ |  | 1.0 | 2.0 | mA |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ <br> Mask ROM version | $f($ XIN $)=8 \mathrm{MHz}$ |  | 0.5 | 1.0 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) |  | 0.3 | 0.6 | mA |
|  |  |  | $f(X I N)=4 \mathrm{MHz}$ |  | 0.3 | 0.6 | mA |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ <br> One Time PROM version | $f(X I N)=8 \mathrm{MHz}$ |  | 0.7 | 1.4 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) |  | 0.4 | 0.8 | mA |
|  |  |  | $f(X \mathrm{IN})=4 \mathrm{MHz}$ |  | 0.4 | 0.8 | mA |
|  |  | $\mathrm{Vcc}=5 \mathrm{~V}$ <br> Mask ROM <br> version | $\mathrm{f}(\mathrm{XIN})=$ stop |  | 13 | 26 | $\mu \mathrm{A}$ |
|  |  |  | WIT instruction executed |  | 5.5 | 11 | $\mu \mathrm{A}$ |
|  |  | Vcc $=5 \mathrm{~V}$ <br> One Time PROM version | $\mathrm{f}(\mathrm{XIN})=$ stop |  | 19 | 38 | $\mu \mathrm{A}$ |
|  |  |  | WIT instruction executed |  | 6.5 | 13 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ <br> Mask ROM version | $\mathrm{f}(\mathrm{XIN})=$ stop |  | 7.0 | 14 | $\mu \mathrm{A}$ |
|  |  |  | WIT instruction executed |  | 3.5 | 7.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ <br> One Time PROM version | $\mathrm{f}(\mathrm{XIN})=$ stop |  | 10 | 20 | $\mu \mathrm{A}$ |
|  |  |  | WIT instruction executed |  | 3.5 | 7 | $\mu \mathrm{A}$ |
|  |  | Ring oscillator mode$f(X C I N)=\text { stop }$ | $\mathrm{Vcc}=5 \mathrm{~V}$ |  | 600 | 1200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VCC}=2.5 \mathrm{~V}$ |  | 90 | 270 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc}=2.5 \mathrm{~V}$ (in WIT state) |  | 30 | 90 | $\mu \mathrm{A}$ |
|  |  | All oscillations stop <br> (STP instruction executed) | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | Current increased when AD converter is operating | $f(X I N)=8 \mathrm{MHz}, \mathrm{VcC}=5 \mathrm{~V}$ <br> at middle-, high-speed mode |  | 0.5 |  | mA |
|  |  |  | $f(\mathrm{XIN})=\text { stop, } \mathrm{VCC}=5 \mathrm{~V}$ <br> at ring oscillator operation mode |  | 0.5 |  | mA |
|  |  |  | $f(X I N)=\text { stop, } \mathrm{Vcc}=5 \mathrm{~V}$ <br> at low-speed mode |  | 0.4 |  | mA |

## A-D Converter Characteristics

Table 17 A-D converter recommended operating condition
( $\mathrm{V} \mathrm{Cc}=2.0$ to 5.5 V (One Time PROM version: 2.2 to 5.5 V ), $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| VDD | Power source voltage | Mask ROM version |  | 2.0 | 5.0 | 5.5 | V |
|  |  | One Time PROM version |  | 2.2 | 5.0 | 5.5 | V |
| VIH | "H" input voltage ADKEY0-ADKEY3 |  |  | 0.9Vcc |  | Vcc | V |
| VIL | "L" input voltage ADKEY0-ADKEY3 |  |  | 0 |  | $0.7 \mathrm{Vccx}-0.5$ | V |
| f(XIN) | AD converter control clock (low-speed mode and ring oscillator mode excluded) | Mask ROM version | $\mathrm{Vcc} \leq 2.2 \mathrm{~V}$ |  |  | $20 \times \mathrm{Vcc}-38$ | MHz |
|  |  |  | $2.2<\mathrm{Vcc} \leq 2.5 \mathrm{~V}$ |  |  | $\frac{20 \times V c c-26}{3}$ |  |
|  |  | One Time PROM version | $\mathrm{Vcc} \leq 2.5 \mathrm{~V}$ |  |  | $\frac{40 \times V c c-82}{3}$ | MHz |
|  |  |  | $2.5<\mathrm{Vcc} \leq 2.7 \mathrm{~V}$ |  |  | $10 \times \mathrm{Vcc}-19$ |  |
|  |  | Mask ROM version | $2.5<\mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | 8.0 | MHz |
|  |  | One Time PROM version | $2.7<\mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  |  |  |

Table 18 A-D converter characteristics
( $\mathrm{Vcc}=2.0$ to 5.5 V (One Time PROM version: 2.2 to 5.5 V ), $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | BIT |
| LIN | Linearity error | $\mathrm{Ta}=25^{\circ} \mathrm{C}, 2.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1$ | LSB |
| DIF | Differential non-linearity error | $\mathrm{Ta}=25^{\circ} \mathrm{C}, 2.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.9$ | LSB |
| VOT | Zero transition voltage | $\mathrm{VCC}=5.12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 0 | 20 | 50 | mV |
|  |  | $\mathrm{VCC}=2.56 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 0 | 10 | 25 | mV |
| VFST | Full-scale transition voltage | $\mathrm{VCC}=5.12 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 5070 | 5100 | 5120 | mV |
|  |  | $\mathrm{VCC}=2.56 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 2535 | 2550 | 2560 | mV |
| ABS | Absolute accuracy (quantification error excluded) | $2.2<\mathrm{Vcc} \leq 5.5 \mathrm{~V}$ ( $2.7<\mathrm{Vcc} \leq 5.5 \mathrm{~V}$ for One Time PROM version), <br> $\mathrm{f}(\mathrm{XIN}) \leq 8.0 \mathrm{MHz}$, or low-speed or ring oscillator mode |  |  | $\pm 2$ | LSB |
|  |  | $2.2<\mathrm{Vcc} \leq 2.5 \mathrm{~V}$ ( $2.5<\mathrm{Vcc} \leq 2.7 \mathrm{~V}$ for One Time PROM version), <br> $\mathrm{f}(\mathrm{XIN}) \leq 2.0 \mathrm{MHz}$, or low-speed or ring oscillator mode |  |  | $\pm 2$ | LSB |
|  |  | $2.2 \leq \mathrm{Vcc}<2.3 \mathrm{~V}$ for One Time PROM version <br> Low-speed or ring oscillator mode excluded |  |  | $\pm 5$ | LSB |
|  |  | Condition except above |  |  | $\pm 3$ | LSB |
| Tconv | Conversion time (Note) |  | 106 |  | 109 | tc( ( AD ) |
| IIA | Analog input current |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

Note: The operation clock is XIN in the middle- or high-speed mode, or the ring oscillator in the other modes.
When the A-D conversion is executed in the middle- or high-speed mode, set $f(X I N) \geq 500 \mathrm{kHz}$.
tc (\$AD): One cycle of control clock for A-D converter. XIN input is used in the middel- or high-speed mode, and ring oscillator is used in the low- or ring oscillator mode for the control clock.

## Timing Requirements And Switching Characteristics

Table 19 Timing requirements 1
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 125 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | Main clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 250 |  |  | ns |
| twh(CNTR) | CNTRo, CNTR1 input "H" pulse width | 105 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width | 105 |  |  | ns |
| twh(INT) | INT0, INT1 input "H" pulse width | 80 |  |  | ns |
| twL(INT) | INT0, INT1 input "L" pulse width | 80 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time | 1000 |  |  | ns |
| twh(SCLK) | Serial I/O clock input "H" pulse width | 400 |  |  | ns |
| twL(SCLK) | Serial I/O clock input "L" pulse width | 400 |  |  | ns |
| tsu(SIN-SCLK) | Serial I/O input setup time | 200 |  |  | ns |
| th(SCLK-SIN) | Serial I/O input hold time | 200 |  |  | ns |

Table 20 Timing requirements 2
( $\mathrm{Vcc}=1.8$ to 4.0 V (2.2 to 4.0 V for One Time PROM version), $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width |  | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | Main clock input cycle time (XIN input) | 2.0 V (One Time PROM version: 2.5 V ) $\leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 125 |  |  | ns |
|  |  | Vcc $\leq 2.0 \mathrm{~V}$ (One Time PROM version: 2.5 V ) | 166 |  |  | ns |
| twh(XIN) | Main clock input "H" pulse width | 2.0 V (One Time PROM version: 2.5 V ) $\leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 50 |  |  | ns |
|  |  | Vcc $\leq 2.0 \mathrm{~V}$ (One Time PROM version: 2.5 V ) | 70 |  |  | ns |
| twL(XIN) | Main clock input <br> "L" pulse width | 2.0 V (One Time PROM version: 2.5 V ) $\leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 50 |  |  | ns |
|  |  | Vcc $\leq 2.0 \mathrm{~V}$ (One Time PROM version: 2.5 V ) | 70 |  |  | ns |
| tc(CNTR) | CNTRo, CNTR1 input cycle time | 2.0 V (One Time PROM version: 2.5 V ) $\leq \mathrm{Vcc} \leq 4.0 \mathrm{~V}$ | 1000/Vcc |  |  | ns |
|  |  | Vcc $\leq 2.0 \mathrm{~V}$ (One Time PROM version: 2.5 V ) | 1000/(5×Vcc-8) |  |  | ns |
| twh(CNTR) | CNTRo, CNTR1 input "H" pulse width |  | tc(CNTR)/2-20 |  |  | ns |
| twL(CNTR) | CNTRo, CNTR1 input "L" pulse width |  | tc(CNTR)/2-20 |  |  | ns |
| twh(INT) | INT0, INT1 input "H" pulse width |  | 230 |  |  | ns |
| twL(INT) | INT0, INT1 input "L" pulse width |  | 230 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time |  | 2000 |  |  | ns |
| twH(SCLK) | Serial I/O clock input "H" pulse width |  | 950 |  |  | ns |
| twL(SCLK) | Serial I/O clock input "L" pulse width |  | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input setup time |  | 400 |  |  | ns |
| th(ScLk-RxD) | Serial I/O input hold time |  | 200 |  |  | ns |

Table 21 Switching characteristics 1
( $\mathrm{Vcc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twH(SCLK) | Serial I/O clock output "H" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| twL(SCLK) | Serial I/O clock output "L" pulse width |  | tc(SCLK)/2-30 |  |  | ns |
| td(SCLK-SOUT) | Serial I/O output delay time | (Note 1) |  |  | 140 | ns |
| tv(ScLk-SOUT) | Serial I/O output valid time | (Note 1) | -30 |  |  | ns |
| tr(SCLK) | Serial I/O clock output rising time |  |  |  | 30 | ns |
| tf(SCLK) | Serial I/O clock output falling time |  |  |  | 30 | ns |
| tr(CMOS) | CMOS output rising time P20-P27 |  |  |  | 200 | ns |
|  | CMOS output rising time P30-P34, P44-P47, P50-P57, P60-P64 | (Note 2) |  | 25 | 40 | ns |
| tf(CMOS) | CMOS output falling time | (Note 2) |  | 25 | 40 | ns |

Notes 1: When the P55/Sout P-channel output disable bit of the serial I/O control register (bit 4 of address 001D16) is " 0 ."
2: The Xout, Xcout pins are excluded.

Table 22 Switching characteristics 2
( $\mathrm{Vcc}=1.8$ to 4.0 V (2.2 to 4.0 V for One Time PROM version), $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twh(SCLK) | Serial I/O clock output "H" pulse width |  | tC(SCLK)/2-80 |  |  | ns |
| twL(SCLK) | Serial I/O clock output "L" pulse width |  | tc(SCLK)/2-80 |  |  | ns |
| td(SCLK-SOUT) | Serial I/O output delay time | (Note 1) |  |  | 350 | ns |
| tv(Sclk-Sout) | Serial I/O output valid time | (Note 1) | -30 |  |  | ns |
| tr(SCLK) | Serial I/O clock output rising time |  |  |  | 80 | ns |
| tf(SCLK) | Serial I/O clock output falling time |  |  |  | 80 | ns |
| tr(CMOS) | CMOS output rising time P20-P27 |  |  |  | 400 | ns |
|  | CMOS output rising time P30-P34, P44-P47, P50-P57, P60-P64 | (Note 2) |  | 60 | 120 | ns |
| tf(CMOS) | CMOS output falling time | (Note 2) |  | 60 | 120 | ns |

Notes 1: When the P55/Sout P-channel output disable bit of the serial I/O control register (bit 4 of address 001D16) is " 0 ."
2: The Xout, Xcout pins are excluded.


Note: When bit 4 of the serial I/O control register (address $001 \mathrm{D}_{16}$ ) is " 1 " ( N -channel open-drain output mode).

Fig. 50 Circuit for measuring output switching characteristics


INTo, INT 1

$\overline{\text { RESET }}$


XIN


Sclk

Fig. 51 Timing chart

## PACKAGE OUTLINE

64P6U-A MMP
Plastic 64pin $14 \times 14 \mathrm{~mm}$ body LQFP

| EIAJ Package CodeLQFP64-P-1414-0.8 | JEDEC Code | Weight(g) | $\begin{aligned} & \hline \text { Lead Material } \\ & \hline \mathrm{Cu} \text { Alloy } \\ & \hline \end{aligned}$ | Recommended Mount Pad | Recommended Mount Pad |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| (17) <br> (32) <br> Detail F |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Recommended Mount Pad |  |  |  |
|  |  |  |  |  |  | Min | Nom | Max |
|  |  |  |  |  | A |  |  | 1.7 |
|  |  |  |  |  | A1 | 0 | 0.1 | 0.2 |
|  |  |  |  |  | A2 | - | 1.4 | - |
|  |  |  |  |  | b | 0.32 | 0.37 | 0.45 |
|  |  |  |  |  | c | 0.105 | 0.125 | 0.175 |
|  |  |  |  |  | D | 13.9 | 14.0 | 14.1 |
|  |  |  |  |  | E | 13.9 | 14.0 | 14.1 |
|  |  |  |  |  | - |  | 0.8 | - |
|  |  |  |  |  | HD | 15.8 | 16.0 | 16.2 |
|  |  |  |  |  | HE | 15.8 | 16.0 | 16.2 |
|  |  |  |  |  | L | 0.3 | 0.5 | 0.7 |
|  |  |  |  |  | L1 | - | 1.0 | - |
|  |  |  |  |  | Lp | 0.45 | 0.6 | 0.75 |
|  |  |  |  |  | A3 | - | 0.25 | - |
|  |  |  |  |  | x | - | - | 0.2 |
|  |  |  |  |  | \% | - | - | 0.1 |
|  |  |  |  |  | $\theta$ | $0^{\circ}$ | - | $8^{\circ}$ |
|  |  |  |  |  | b2 | - | 0.225 | - |
|  |  |  |  |  | 12 | 0.95 | - | - |
|  |  |  |  |  | MD | - | 14.4 | - |
|  |  |  |  |  | ME | - | 14.4 |  |

64P6Q-A MMP



Plastic 64pin $10 \times 10 \mathrm{~mm}$ body LQFP


| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.7 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 1.4 | - |
| $b$ | 0.13 | 0.18 | 0.28 |
| c | 0.105 | 0.125 | 0.175 |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| e | - | 0.5 | - |
| HD | 11.8 | 12.0 | 12.2 |
| HE | 11.8 | 12.0 | 12.2 |
| L | 0.3 | 0.5 | 0.7 |
| L 1 | - | 1.0 | - |
| Lp | 0.45 | 0.6 | 0.75 |
| A 3 | - | 0.25 | - |
| x | - | - | 0.08 |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| b 2 | - | 0.225 | - |
| I 2 | 1.0 | - | - |
| MD | - | 10.4 | - |
| ME | - | 10.4 | - |

## \& MITSUBISHI ELECTRIC CORPORATION <br> HEAD OFFICE: 2-2-3, MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN

- Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party,
mes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or othease be sure to evaluate all information as a total syste
on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, The prior written approval of Mitsubishi Electric
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein



