National Semiconductor

April 1990

MM54240 Asynchronous Receiver/Transmitter Remote Controlle

MM54240 Asynchronous Receiver/Transmitter Remote Controller

General Description

The MM54240 is a monolithic MOS integrated circuit utilizing N-channel low-threshold, enhancement mode and ionimplanted depletion mode devices. The circuit is designed for processor-type remote control applications. The data transmission consists of a pulse width modulated serial data stream of 18 bits. This stream consists of 7 address bits, 1 command bit, 8 data bits, 1 parity bit and 1 dummy bit in that order.

The MM54240 can be operated in two modes; namely "master" and "slave". The master interfaces to a processor bus, and is capable of polling and controlling 128 slave circuits. The slave circuits are interfaced to remote data sources and/or data destinations.

sor units, remote digital transducer or remote data peripheral devices.

Features

- Supply voltage range—4.75V to 11.5V single supply
- Low quiescent current—5.0 mA maximum
- On-chip oscillator based on inexpensive R-C components
- Pulse width modulation techniques minimize error and maximize frequency tolerance
- Mode input for either master or slave operations
- Chip select (CS) input in the master mode
- Selectable output port options in the slave mode
- Transmit/receive control output (CS) in the slave mode

Applications

The MM54240 finds application in transmitting data to and receiving data from remote A-D/D-A, remote microproces-



©1995 National Semiconductor Corporation TL/F/10819 RRD-B30M105/Printed in U. S. A.

Voltage on Any Pin with Respect to V_{SS}

Operating Temperature

Absolute Maximum Ratings (exceeding these ratings could result in permanent damage to the device) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales

Office/Distributors for availability and specifications.

 -65°C to $+150^\circ\text{C}$ Storage Temperature Lead Temperature (Soldering, 10 seconds) 300°C

Electrical Characteristics T_A within operating range, $V_{SS} = 0V$

-0.5V to +12.0V

 -40° C to $+85^{\circ}$ C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{DD}	Supply Voltage		4.75		11.5	V
I _{DD}	Supply Current, Quiescent	$V_{DD} = 4.75V \text{ to } 11.5V$			5.0	mA
	Input Voltage					
VIL	Logic "0"	V _{DD} = 4.75V to 11.5V	0		0.8	V
VIH	Logic "1"	$V_{DD} = 4.75V$ to 5.25V	2.4		V _{DD}	V
VIH	Logic "1"	$V_{DD} = 5.25V \text{ to } 11.5V$	$V_{DD} - 2.85$		V _{DD}	V
	Output Current (D0–D7)					
IOL	$V_{OL} = 0.4V$	V _{DD} = 4.75V to 11.5V	2.0			mA
IOH	$V_{OH} = 2.4V$	$V_{DD} = 4.75V$ to 5.25V	200			μΑ
IOH	$V_{OH} = 0.5 V_{DD}$	V _{DD} = 5.25V to 11.5V	200			μΑ
I _{OH}	$V_{OH} = 0.6 V_{DD}$ (Weak V_{OH})	V _{DD} = 4.75V to 11.5V	0.5		30	μΑ
IOS	Short Circuit Output Current	$V_{DD} = 4.75V$ to 5.25V		5		mA
	Output (CS Slave)					
I _{OL}	$V_{OL} = 0.5V$	V _{DD} = 4.75V to 11.5V	0.4			mA
	Frequency RC Input					
F	For a Fixed (RC) ₁ (Note 1)	$V_{DD} = 4.75V \text{ to } 7.0V$	200	400	600	kHz
F	For a Fixed (RC) ₂ (Note 1)	$V_{DD} = 7.0V \text{ to } 11.5V$	200	400	600	kHz
	Output Current (Serial)					
IOI	$V_{OL} = 0.4V$	$V_{DD} = 4.75V$ to 11.5V	2.0			mA
ILEAK	Open-Drain Leakage	$V_{DD} = 4.75V \text{ to } 11.5V$			10	μA
	Internal Input Pull-Up Resistors, CS, Mode					
IIL	$V_{IN} = V_{SS}$	$V_{DD} = 4.75V \text{ to } 11.5V$	15		100	μA

Note 1: (RC)₁ or (RC)₂: suggested R 1 k Ω -10 k Ω , suggested C 50 pFd-500 pFd.

Typical Application



Circuit Description

The MM54240 consists of four major logic blocks: Sequential Control, Shift Register, PWM Encoder and PWM Decoder.

Data Ports (D0–D7): The data ports are bidirectional and have three output levels (high, low and weak pull-up). The weak pull-up mode is only available when the MM54240 is a slave device. For the master circuit, the outputs are configured with standard high and low states coincident with properly enabled \overline{CS} and \overline{R} . This permits direct interface or buffered interface with the standard bus structure of a processor system. The first three data ports (D0, D1, D2) also serve as status pins coincident with enabled \overline{CS} and \overline{S} . For the slave circuit, specialized input and output options are available by selecting the C1 and C2 inputs. The data port can still be read even if it is configured as an output port.

Address Ports (A0–A6): The address ports are for the input of address information into the MM54240. For the master circuit, the input must be valid during the \overline{R} and \overline{W} command strobes. For the slave circuit, a unique hard-wired code must be on the address ports. This code is the address of the slave circuit for addressing purposes. No internal pull-ups are provided.

Mode: This input is low for slave and high (or open) for master selections. An internal pull-up resistor is provided.

Chip Select (\overline{CS}): This pin has an internal pull-up resistor to V_{DD}. In the master mode, \overline{CS} is an input and has to be pulled low before the \overline{R} , \overline{W} , or \overline{S} strobes can be acknowledged. When \overline{CS} is a logic high, the data port pins are high impedance. In the slave mode, \overline{CS} is an output. It is a logic "0" when the circuit is expecting to receive a transmission. \overline{CS} is intended only for controlling a transceiver buffer device. During the receive mode, \overline{CS} will produce a high-going pulse when the dummy bit is received, but prior to the internal address compare. Thus, all slaves (addressed or not

* The other data ports will output logic "0".

Data Format

addressed) will produce this pulse when receiving a transmission. The slave that is addressed will keep \overline{CS} high until it completes the transmission to the master.

Read/Control 1 (\overline{R}/C1): In the master mode, while \overline{CS} is active low, this input can be used to initiate either of the following three operations depending upon the present status of the circuit.

- 1. To initiate a read command
- 2. To enable output ports if transmission received is valid
- To terminate read command if transmission received is incorrect (if master is in state 4 awaiting data from slave, a dummy read will set master to initialize)

In the slave mode, this input, together with $\overline{W}/C2$, selects the specialized output port configuration.

Write/Control 2 ($\overline{W}/C2$): In the master mode, while \overline{CS} is active low, this input can be used to initiate a write command. In the slave mode, this input, together with $\overline{R}/C1$, selects the specialized output port configuration.

Status (\overline{S}): In the master mode, while \overline{CS} is active low, this input enables circuit status information to be output at the first three data ports. The other five data ports will be at logic "0". In the slave mode, this input sets all the output (D0–D7) latches to the logic "1" state. In the slave mode, status cannot be interrogated.

OSC: This input is for connection to a resistor-capacitor circuit for the on-chip oscillator. Frequency tolerance is specified for two voltage ranges. In a master-slave system, if no one circuit has a frequency more than a factor of 2 different from any other circuit, then, valid transmission is guaranteed. Nominal setting is 400 kHz.

Serial: Input and output pin for serial transmission. Output has open-drain configuration.

















National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications