


Description

The TS3A5018 is a quad single-pole double-throw (SPDT) analog switch that is designed to operate from 2.3 V to 3.6 V. This device can handle both digital and analog signals, and signals up to V_+ can be transmitted in either direction.

Applications

- Sample-and-Hold Circuit
- Battery-Powered Equipment
- Audio and Video Signal Routing
- Communication Circuits

SOIC, SSOP, TSSOP, OR TVSOP PACKAGE
(TOP VIEW)



FUNCTION TABLE

$\overline{\text{EN}}$	IN	NO TO COM, COM TO NO	NC TO COM, COM TO NC
L	L	OFF	ON
L	H	ON	OFF
H	X	OFF	OFF

Features

- Low ON-State Resistance (10 Ω)
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.3-V to 3.6-V Single-Supply Operation
- Control Inputs are 5-V Tolerant
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Summary of Characteristics

$V_+ = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

Configuration	Quad Single Pole Double Throw (4 × SPDT)
Number of channels	4
ON-state resistance (r_{ON})	7 Ω
ON-state resistance match (Δr_{ON})	0.3 Ω
ON-state resistance flatness ($r_{\text{ON}}(\text{flat})$)	5 Ω
Turn-on/turn-off time ($t_{\text{ON}}/t_{\text{OFF}}$)	3.5 ns/2 ns
Charge injection (Q_C)	2 pC
Bandwidth (BW)	300 MHz
OFF isolation (O_{ISO})	–48 dB at 10 MHz
Crosstalk (X_{TALK})	–48 dB at 10 MHz
Total harmonic distortion (THD)	0.2%
Leakage current ($I_{\text{COM}}(\text{OFF})$)	±5 μA
Power-supply current (I_+)	2.5 μA
Package option	16-pin SOIC, SSOP, TSSOP, or TVSOP



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS3A5018

10-Ω QUAD SPDT ANALOG SWITCH

SCDS189 – JANUARY 2005

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	SOIC - D	Tube	TS3A5018D	TS3A5018
		Tape and reel	TS3A5018DR	
	SSOP (QSOP) - DBQ	Tape and reel	TS3A5018DBQR	YA018
	TSSOP - PW	Tube	TS3A5018PW	YA018
		Tape and reel	TS3A5018PWR	
	TVSOP - DGV	Tape and reel	TS3A5018DGVR	YA018

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Absolute Minimum and Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range(3)		-0.5	4.6	V
V _{NC} , V _{NO} , V _{COM}	Analog voltage range(3)(4)		-0.5	7	V
I _K	Analog port diode current	V _{NC} , V _{NO} , V _{COM} < 0	-50		mA
I _{NC} , I _{NO} , I _{COM}	On-state switch current	V _{NC} , V _{NO} , V _{COM} = 0 to 7 V	-64	64	mA
V _I	Digital input voltage range(3)(4)		-0.5	7	V
I _{IK}	Digital input clamp current	V _I < 0	-50		mA
I ₊	Continuous current through V ₊		-100	100	mA
I _{GND}	Continuous current through GND		-100	100	mA
θ _{JA}	Package thermal impedance(5)	D package		73	°C/W
		DBQ package		90	
		DGV package		120	
		PW package		108	
T _{sta}	Storage temperature range		-65	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

Electrical Characteristics for 3.3-V Supply⁽¹⁾

$V_+ = 3\text{ V to }3.6\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T _A	V ₊	MIN	TYP	MAX	UNIT	
Analog Switch										
Analog signal range	V _{COM} , V _{NC} , V _{NO}					0		V ₊	V	
ON-state resistance	r _{on}	0 ≤ (V _{NC} or V _{NO}) ≤ V ₊ , I _{COM} = −32 mA,	Switch ON, See Figure 13	25°C Full	3 V	7 10 12			Ω	
ON-state resistance match between channels	Δr _{on}	V _{NC} or V _{NO} = 2.1 V, I _{COM} = −32 mA,	Switch ON, See Figure 13	25°C Full	3 V	0.3 0.8 1			Ω	
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NC} or V _{NO}) ≤ V ₊ , I _{COM} = −32 mA,	Switch ON, See Figure 13	25°C Full	3 V	5 7 8			Ω	
NC, NO OFF leakage current	I _{NC(OFF)} I _{NO(OFF)}	V _{NC} or V _{NO} = 1 V, V _{COM} = 3 V, or V _{NC} or V _{NO} = 3 V, V _{COM} = 1 V,	Switch OFF, See Figure 14	25°C Full	3.6 V	−0.1 −0.2	0.05 0.2	0.1 0.2	μA	
		V _{NC} or V _{NO} = 0 to 3.6 V, V _{COM} = 3.6 V to 0, or V _{NC} or V _{NO} = 3.6 V to 0, V _{COM} = 0 to 3.6 V,	Switch OFF, See Figure 14	25°C Full	0 V	−2 −10	0.05 10	2 10		
COM OFF leakage current	I _{COM(OFF)}	V _{COM} = 1 V, V _{NC} or V _{NO} = 3 V, or V _{COM} = 3 V, V _{NC} or V _{NO} = 3 V,	Switch OFF, See Figure 14	25°C Full	3.6 V	−0.1 −0.2	0.05 0.2	0.1 0.2	μA	
		V _{COM} = 0 to 3.6 V, V _{NC} or V _{NO} = 3.6 V to 0, or V _{COM} = 3.6 V to 0, V _{NC} or V _{NO} = 0 to 3.6 V,	Switch OFF, See Figure 14	25°C Full	0 V	−2 −10	0.05 10	2 10		
NC, NO ON leakage current	I _{NC(ON)} I _{NO(ON)}	V _{NC} or V _{NO} = 1 V, V _{COM} = Open, or V _{NC} or V _{NO} = 3 V, V _{COM} = Open,	Switch ON, See Figure 15	25°C Full	3.6 V	−0.1 −0.2	0.05 0.2	0.1 0.2	μA	
COM ON leakage current	I _{COM(ON)}	V _{COM} = 1 V, V _{NC} or V _{NO} = Open, or V _{COM} = 3 V, V _{NC} or V _{NO} = Open,	Switch ON, See Figure 15	25°C Full	3.6 V	−0.1 −0.2	0.05 0.2	0.1 0.2	μA	
Digital Control Inputs (I _N , $\overline{\text{EN}}$)(2)										
Input logic high	V _{IH}			Full		2		V ₊	V	
Input logic low	V _{IL}			Full		0		0.8	V	
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	3.6 V	−1	0.05	1	μA	
				Full		−1		1		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS3A5018

10-Ω QUAD SPDT ANALOG SWITCH

SCDS189 – JANUARY 2005

Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

$V_+ = 3\text{ V to }3.6\text{ V}$, $T_A = -40^\circ\text{C to }85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = 2\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$, See Figure 17	25°C	3.3 V	2.5	3.5	8	ns
			Full	3 V to 3.6 V	2.5		9	
Turn-off time	t_{OFF}	$V_{COM} = 2\text{ V}$, $R_L = 300\ \Omega$, $C_L = 35\text{ pF}$, See Figure 17	25°C	3.3 V	0.5	2	6.5	ns
			Full	3 V to 3.6 V	0.5		7	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$ $C_L = 0.1\text{ nF}$, See Figure 22	25°C	3.3 V		2		pC
NC, NO OFF capacitance	$C_{NC(OFF)}$ $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF, See Figure 16	25°C	3.3 V		4.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF, See Figure 16	25°C	3.3 V		9		pF
NC, NO ON capacitance	$C_{NC(ON)}$ $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON, See Figure 16	25°C	3.3 V		16		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON, See Figure 16	25°C	3.3 V		16		pF
Digital input capacitance	C_I	$V_I = V_+$ or GND, See Figure 16	25°C	3.3 V		3		pF
Bandwidth	BW	$R_L = 50\ \Omega$, Switch ON, See Figure 18	25°C	3.3 V		300		MHz
OFF isolation	O_{ISO}	$R_L = 50\ \Omega$, $f = 10\text{ MHz}$, Switch OFF, See Figure 19	25°C	3.3 V		-48		dB
Crosstalk	X_{TALK}	$R_L = 50\ \Omega$, $f = 10\text{ MHz}$, Switch ON, See Figure 20	25°C	3.3 V		-48		dB
Crosstalk Adjacent	$X_{TALK(ADJ)}$	$R_L = 50\ \Omega$, $f = 10\text{ MHz}$, Switch ON, See Figure 21	25°C	3.3 V		-81		dB
Total harmonic distortion	THD	$R_L = 600\ \Omega$, $C_L = 50\text{ pF}$, $f = 20\text{ Hz to }20\text{ kHz}$, See Figure 23	25°C	3.3 V		0.21		%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND, Switch ON or OFF	25°C	3.6 V		2.5	7	μA
			Full				10	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Electrical Characteristics for 2.5-V Supply⁽¹⁾
 $V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T _A	V ₊	MIN	TYP	MAX	UNIT		
Analog Switch											
Analog signal range	V _{COM} , V _{NC} , V _{NO}					0		V ₊	V		
ON-state resistance	r _{on}	0 ≤ (V _{NC} or V _{NO}) ≤ V ₊ , I _{COM} = −24 mA,	Switch ON, See Figure 13	25°C Full	2.3 V	12 22		20	Ω		
ON-state resistance match between channels	Δr _{on}	V _{NC} or V _{NO} = 1.6 V, I _{COM} = −24 mA,	Switch ON, See Figure 13	25°C Full	2.3 V	0.3		1 2	Ω		
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NC} or V _{NO}) ≤ V ₊ , I _{COM} = −24 mA,	Switch ON, See Figure 13	25°C Full	2.3 V	14		18 20	Ω		
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	V _{NC} or V _{NO} = 0.5 V, V _{COM} = 2.2 V, or V _{NC} or V _{NO} = 2.2 V, V _{COM} = 0.5 V,	Switch OFF, See Figure 14	25°C Full	2.7 V	−0.1	0.05	0.1 0.2	μA		
		V _{NC} or V _{NO} = 0 to 3.6 V, V _{COM} = 3.6 V to 0, or V _{NC} or V _{NO} = 3.6 V to 0, V _{COM} = 0 to 3.6 V,	Switch OFF, See Figure 14	25°C Full	0 V	−2	0.05	2 10			
COM OFF leakage current	I _{COM(OFF)}	V _{COM} = 0.5 V, V _{NC} or V _{NO} = 2.2 V, or V _{COM} = 2.2 V, V _{NC} or V _{NO} = 0.5 V,	Switch OFF, See Figure 14	25°C Full	2.7 V	−0.1	0.05	0.1 0.2	μA		
		V _{COM} = 0 to 3.6 V, V _{NC} = 3.6 V to 0, or V _{COM} = 3.6 V to 0, V _{NC} = 0 to 3.6 V,	Switch OFF, See Figure 14	25°C Full	0 V	−2	0.05	2 10			
NC, NO ON leakage current	I _{NC(ON)} I _{NO(ON)}	V _{NC} or V _{NO} = 0.5 V, V _{COM} = Open, or V _{NC} or V _{NO} = 2.2 V, V _{COM} = Open,	Switch ON, See Figure 15	25°C Full	2.7 V	−0.1	0.05	0.1 0.2	μA		
COM ON leakage current	I _{COM(ON)}	V _{COM} = 0.5 V, V _{NC} or V _{NO} = Open, or V _{COM} = 2.2 V, V _{NC} or V _{NO} = Open,	Switch ON, See Figure 15	25°C Full	2.7 V	−0.1	0.05	0.1 0.2	μA		
Digital Control Inputs (I _N , $\overline{\text{EN}}$)(2)											
Input logic high	V _{IH}			Full		1.7		V ₊	V		
Input logic low	V _{IL}			Full		0		0.7	V		
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C	2.7 V	−0.1	0.05	0.1	μA		
				Full		−1		1			

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

⁽²⁾ All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS3A5018

10-Ω QUAD SPDT ANALOG SWITCH

SCDS189 – JANUARY 2005

Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

$V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = 1.5 \text{ V}$, $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, See Figure 17	25°C	2.5 V	2.5	5	9.5	ns
			Full	2.3 V to 2.7 V	2.5		10.5	
Turn-off time	t_{OFF}	$V_{COM} = 1.5 \text{ V}$, $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$, See Figure 17	25°C	2.5 V	0.5	3	7.5	ns
			Full	2.3 V to 2.7 V	0.5		9	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$ $C_L = 0.1 \text{ nF}$, See Figure 22	25°C	2.5 V		1		pC
NC, NO OFF capacitance	$C_{NC(OFF)}$ $C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch OFF, See Figure 16	25°C	2.5 V		3		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF, See Figure 16	25°C	2.5 V		9		pF
NC, NO ON capacitance	$C_{NC(ON)}$ $C_{NO(ON)}$	V_{NC} or $V_{NO} = V_+$ or GND, Switch ON, See Figure 16	25°C	2.5 V		16		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON, See Figure 16	25°C	2.5 V		16		pF
Digital input capacitance	C_I	$V_I = V_+$ or GND, See Figure 16	25°C	2.5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON, See Figure 18	25°C	2.5 V		300		MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$, Switch OFF, See Figure 19	25°C	2.5 V		-48		dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$, Switch ON, See Figure 20	25°C	2.5 V		-48		dB
Crosstalk Adjacent	$X_{TALK(ADJ)}$	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$, Switch ON, See Figure 21	25°C	3.3 V		-81		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 23	25°C	2.5 V		0.33		%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND, Switch ON or OFF	25°C	2.7 V		2.5	7	μA
			Full				10	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TYPICAL PERFORMANCE




Figure 1. r_{on} vs V_{COM}




Figure 2. r_{on} vs V_{COM} ($V_+ = 3.3$ V)




Figure 3. r_{on} vs V_{COM} ($V_+ = 3.3$ V)




Figure 4. Leakage Current vs Temperature
($V_+ = 3.6$ V)




Figure 5. Charge-Injection (Q_C) vs V_{COM}




Figure 6. t_{ON} and t_{OFF} vs Supply Voltage

TYPICAL PERFORMANCE




Figure 7. t_{ON} and t_{OFF} vs Temperature ($V_+ = 5$ V)




Figure 8. Logic-Level Threshold vs V_+




Figure 9. Gain vs Frequency Bandwidth ($V_+ = 3.3$ V)




Figure 10. OFF Isolation vs Frequency ($V_+ = 3.3$ V)




Figure 11. Total Harmonic Distortion vs Frequency




Figure 12. Power-Supply Current vs Temperature ($V_+ = 3.3$ V)

PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	IN	Digital control pin to select between NC and NO
2	NC1	Normally closed
3	NO1	Normally open
4	COM1	Common
5	NC2	Normally closed
6	NO2	Normally open
7	COM2	Common
8	GND	Digital ground
9	COM3	Common
10	NO3	Normally open
11	NC3	Normally closed
12	COM4	Common
13	NO4	Normally open
14	NC4	Normally closed
15	$\overline{\text{EN}}$	Chip Enable (active low)
16	V ₊	Power supply

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V_{COM}	Voltage at COM
V_{NC}	Voltage at NC
V_{NO}	Voltage at NO
r_{on}	Resistance between COM and NC or NO ports when the channel is ON
Δr_{on}	Difference of r_{on} between channels in a specific device
$r_{on(flat)}$	Difference between the maximum and minimum value of r_{on} in a channel over the specified range of conditions
$I_{NC(OFF)}$	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state
$I_{NC(ON)}$	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
$I_{NO(OFF)}$	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
$I_{NO(ON)}$	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
$I_{COM(OFF)}$	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the OFF state
$I_{COM(ON)}$	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the ON state and the output (NC or NO) open
V_{IH}	Minimum input voltage for logic high for the control input (IN, $\overline{EN}$)
V_{IL}	Maximum input voltage for logic low for the control input (IN, $\overline{EN}$)
V_I	Voltage at the control input (IN, $\overline{EN}$)
I_{IH}, I_{IL}	Leakage current measured at the control input (IN, $\overline{EN}$)
t_{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning ON.
t_{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning OFF.
Q_C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or NO) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
$C_{NC(OFF)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
$C_{NC(ON)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
$C_{NO(OFF)}$	Capacitance at the NC port when the corresponding channel (NO to COM) is OFF
$C_{NO(ON)}$	Capacitance at the NC port when the corresponding channel (NO to COM) is ON
$C_{COM(OFF)}$	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
$C_{COM(ON)}$	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
C_I	Capacitance of control input (IN, $\overline{EN}$)
O_{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
X-TALK	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC1 to NO1). Adjacent crosstalk is a measure of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is –3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I_+	Static power-supply current with the control (IN) pin at V_+ or GND

PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (r_{on})




Figure 14. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{NO(OFF)}$)




Figure 15. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$)

The figure illustrates the test circuit and timing diagram for the 74VHC14. The test circuit shows a logic input (1) connected to the input of a 74VHC14 inverter. The output of the inverter is connected to the input of a second 74VHC14 inverter, which is configured as a buffer. The output of the buffer is connected to a load resistor R_L and a load capacitor $C_L(2)$. The input of the buffer is connected to a load resistor R_L and a load capacitor $C_L(2)$. The output of the buffer is also connected to a load resistor R_L and a load capacitor $C_L(2)$. The timing diagram shows the Logic Input (V_i) and Switch Output (V_{NC}) waveforms. The Logic Input (V_i) is a square wave with 50% duty cycle. The Switch Output (V_{NC}) is a square wave with 90% duty cycle. The timing parameters t_{ON} and t_{OFF} are indicated on the waveforms.

TEST	R_L	C_L
t_{ON}	$300\ \Omega$	$35\ \text{pF}$
t_{OFF}	$300\ \Omega$	$35\ \text{pF}$

[illegible]

12




Figure 19. OFF Isolation (O_{ISO})




Figure 20. Crosstalk (X_{TALK})





Figure 21. Crosstalk Adjacent


SCDS189 – JANUARY 2005



(1) C_L includes probe and jig capacitance.

(2) All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.

Figure 22. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 23. Total Harmonic Distortion (THD)

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE


24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

D (R-PDSO-G16)


PLASTIC SMALL-OUTLINE PACKAGE



4040047-4/F 07/2004

DBQ (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
 - Falls within JEDEC MO-137 variation AB.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated