SCLS418F - JUNE 1998 - REVISED MAY 2002


- Inputs Are TTL-Voltage Compatible
- True Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description


The 'AHCT367 devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable (1OE and 2OE) inputs. When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHCT367 . . . J OR W PACKAGE SN74AHCT367 . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHCT367 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N	Tube	SN74AHCT367N	SN74AHCT367N
	SOIC - D	Tube	SN74AHCT367D	AHCT367
	30IC = D	Tape and reel	SN74AHCT367DR	AUC 1307
	SOP - NS	Tape and reel	SN74AHCT367NSR	AHCT367
	SSOP – DB	Tape and reel	SN74AHCT367DBR	HB367
	TSSOP – PW	Tape and reel	SN74AHCT367PWR	HB367
	TVSOP – DGV Tape and reel		SN74AHCT367DGVR	HB367
	CDIP – J	Tube	SNJ54AHCT367J	SNJ54AHCT367J
–55°C to 125°C	CFP – W	Tube	SNJ54AHCT367W	SNJ54AHCT367W
	LCCC – FK	Tube	SNJ54AHCT367FK	SNJ54AHCT367FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS418F - JUNE 1998 - REVISED MAY 2002

FUNCTION TABLE (each buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
Н	Χ	Z
L	Н	Н
L	L	L

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		–20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}	:)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		±75 mA
Package thermal impedance, θ_{JA} (see Note 2):	D package	73°C/W
•	DB package	82°C/W
	DGV package	120°C/W
	N package	67°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS418F - JUNE 1998 - REVISED MAY 2002

recommended operating conditions (see Note 3)

		SN54AHCT367		SN74AHCT367		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	3	2		V
VIL	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	5.5	0	5.5	V
۷o	Output voltage	0	Vcc	0	VCC	V
ІОН	High-level output current	277	-8		-8	mA
loL	Low-level output current	70,	8		8	mA
Δt/Δν	Input transition rise or fall rate	d	20		20	ns/V
TA	Operating free-air temperature	- 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Voc	T _A = 25°C			SN54AHCT367		SN74AHCT367		UNIT
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
V	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
VOL	$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1		0.1	V
	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	V
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1*		€ ±1*		±1	μΑ
loz	$V_I = V_{CC}$ or GND, $V_O = V_{CC}$ or GND, $\overline{OE} = V_{IH}$	5.5 V			±0.25	Q.7.5	±2.5		±2.5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	200	40		40	μΑ
∆l _{CC} †	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35	Yd.	1.5		1.5	mA
Ci	V _I = V _{CC} or GND	5 V		2.5	10		10		10	pF
Co	$V_O = V_{CC}$ or GND	5 V		5						pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

SN54AHCT367, SN74AHCT367 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS418F - JUNE 1998 - REVISED MAY 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	λ = 25°C	;	SN54AH	CT367	SN74AH	CT367	UNIT											
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT											
t _{PLH}	Α	Y	C _I = 15 pF		2.5*	4.8*	1*	6.5*	1	5.5	ns											
t _{PHL}	Α		C[= 15 pr		2.5*	4.8*	1*	6.5*	1	5.5	115											
^t PZH	ŌE	Y	C: - 15 pE		3.5*	8*	1*	9.5*	1	8.5	ns											
t _{PZL}	OE	ī	C _L = 15 pF		2.8*	7*	1*	8.5*	1	7.5	115											
t _{PHZ}		ŌĒ	Y	C _I = 15 pF		3.1*	8*	1*	9.5*	1	8.5	ns										
tPLZ	OE	T	1 CL = 15 pr	1	1	1	ı	•	1	1	1	,	'	1		2.8*	7*	1* 9	8.5*	1	7.5	115
tPLH	Α	Y	C ₁ = 50 pF		3.5	5.8	1)	7.5	1	6.5	ns											
t _{PHL}	A	,	CL = 30 pr		3.3	5.8	Q1	7.5	1	6.5	115											
^t PZH	ŌĒ	Y	C _I = 50 pF		4.5	9	2 1	10.5	1	9.5	no											
tPZL	OE	OE	OE	OE .		1 CL = 50 pr	'		3.7	8	1	9.5	1	8.5	ns							
t _{PHZ}	OE	Y	C: - 50 pE		4.1	9	1	10.5	1	9.5	nc											
t _{PLZ}) E	ſ	C _L = 50 pF		3.6	8	1	9.5	1	8.5	ns											

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)


PARAMETER				SN74AHCT367			
				MAX	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.4		V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.4		V		
V _{OH(V)}	Quiet output, minimum dynamic VOH		4.7		V		
VIH(D)	High-level dynamic input voltage	2			V		
V _{IL(D)}	Low-level dynamic input voltage			0.8	V		

NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST C	ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	22	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated