
SCDS113D - DECEMBER 2002 - REVISED NOVEMBER 2003

- High-Bandwidth Data Path (Up to 500 MHz<sup>†</sup>)
- 5-V Tolerant I/Os with Device Powered-Up or Powered-Down
- Low and Flat ON-State Resistance (r<sub>on</sub>)
   Characteristics Over Operating Range (r<sub>on</sub> = 4 Ω Typical)
- Rail-to-Rail Switching on Data I/O Ports
   0- to 5-V Switching With 3.3-V V<sub>CC</sub>
   0- to 3.3-V Switching With 2.5-V V<sub>CC</sub>
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C<sub>io(OFF)</sub> = 3.5 pF Typical)
- Fast Switching Frequency (foe = 20 MHz Max)
  - † For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CB7-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I<sub>CC</sub> = 0.25 mA Typical)
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating



#### description/ordering information

The SN74CB3Q3306A is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r<sub>on</sub>). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3306A provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

#### **ORDERING INFORMATION**

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – PW	Tube	SN74CB3Q3306APW	BU306A
-40 C 10 65°C	13307 – PW	Tape and reel	SN74CB3Q3306APWR	BU300A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# 2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH BUS SWITCH

SCDS113D - DECEMBER 2002 - REVISED NOVEMBER 2003

#### description/ordering information (continued)

The SN74CB3Q3306A is organized as two 1-bit switches with separate output-enable  $(1\overline{OE}, 2\overline{OE})$  inputs. It can be used as two 1-bit bus switches, or as one 2-bit bus switch. When  $\overline{OE}$  is low, the associated 1-bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 1-bit bus switch is OFF and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


# FUNCTION TABLE (each bus switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect

#### logic diagram (positive logic)



#### simplified schematic, each FET switch (SW)



†EN is the internal enable signal applied to the switch.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Control input voltage range, V <sub>IN</sub> (see Notes 1 and 2)	0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2, and 3)	$-0.5\ V$ to 7 $V$
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O}$ < 0)	–50 mA
ON-state switch current, I <sub>I/O</sub> (see Note 4)	±64 mA
Continuous current through V <sub>CC</sub> or GND terminals	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 5)	88°C/W
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3.  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .
  - 4. II and IO are used to denote specific conditions for II/O.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 6)

		MIN	MAX	UNIT	
Vcc	Supply voltage	2.3	3.6	V	
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.5	.,	
VIH	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V	
	Low-level control input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $		0.7	.,	
VIL			0.8	V	
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V	
TA	Operating free-air temperature	-40	85	°C	

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# 2.5-V/3.3-V LOW-VOLTAGE, HIGH-BANDWIDTH BUS SWITCH SCDS113D - DECEMBER 2002 - REVISED NOVEMBER 2003

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER		TEST CONDITIONS				MAX	UNIT	
VIK		V <sub>CC</sub> = 3.6 V,	I <sub>I</sub> = -18 mA				-1.8	V	
I <sub>IN</sub>	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = 0 \text{ to } 5.5 \text{ V}$				±1	μΑ	
loz‡		V <sub>CC</sub> = 3.6 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±1	μА	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 0			1	μΑ	
Icc		V <sub>CC</sub> = 3.6 V,	$I_{I/O} = 0$ , Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND		0.25	0.7	mA	
Δlcc§	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			25	μΑ	
ICCD¶	Per control input	V <sub>CC</sub> = 3.6 V, Control input switching	A and B ports open, at 50% duty cycle			0.03	0.1	mA/ MHz	
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V},$	$V_{IN} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or }$	0		2.5	3.5	pF	
C <sub>io(OFF</sub>	=)	V <sub>CC</sub> = 3.3 V,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		3.5	5	pF	
C <sub>io(ON)</sub>	)	V <sub>CC</sub> = 3.3 V,	Switch ON, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		8	10.5	pF	
		V <sub>CC</sub> = 2.3 V,	$V_{ } = 0,$	$I_O = 30 \text{ mA}$		4	8		
r <sub>on</sub> #		TYP at V <sub>CC</sub> = 2.5 V	V <sub>I</sub> = 1.7 V,	$I_O = -15 \text{ mA}$		5	9	Ω	
'on"		V <sub>CC</sub> = 3 V	$V_{I} = 0$ ,	$I_O = 30 \text{ mA}$		4	6		
		VCC = 3 V	$V_1 = 2.4 V$ ,	$I_{O} = -15 \text{ mA}$		5	8		

V<sub>IN</sub> and I<sub>IN</sub> refer to control inputs. V<sub>I</sub>, V<sub>O</sub>, I<sub>I</sub>, and I<sub>O</sub> refer to data pins.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f <sub>OE</sub>	ŌĒ	A or B		10		20	MHz
t <sub>pd</sub> ☆	A or B	B or A		0.2		0.2	ns
t <sub>en</sub>	ŌĒ	A or B	1.5	6.5	1.5	5.5	ns
t <sub>dis</sub>	ŌĒ	A or B	1	6	1	5	ns

Maximum switching frequency for control input ( $V_O > V_{CC}$ ,  $V_I = 5$  V,  $R_L ≥ 1$  MΩ,  $C_L = 0$ )



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

<sup>¶</sup> This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).

<sup>#</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

<sup>\*</sup>The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

SCDS113D - DECEMBER 2002 - REVISED NOVEMBER 2003




Figure 1. Typical  $r_{on}$  vs  $V_{I}$ ,  $V_{CC}$  = 3.3 V and  $I_{O}$  = -15 mA






Figure 2. Typical I<sub>CC</sub> vs  $\overline{\text{OE}}$  Switching Frequency, V<sub>CC</sub> = 3.3 V

SCDS113D - DECEMBER 2002 - REVISED NÓVEMBER 2003

#### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	CL	$v_{\!\scriptscriptstyle\Delta}$
<sup>t</sup> pd(s)	2.5 V ± 0.2 V 3.3 V ± 0.3 V	Open Open	<b>500</b> Ω <b>500</b> Ω	V <sub>CC</sub> or GND	30 pF 50 pF	
		•		V <sub>CC</sub> or GND	•	
t <sub>PLZ</sub> /t <sub>PZL</sub>	2.5 V ± 0.2 V 3.3 V ± 0.3 V	2×VCC 2×VCC	<b>500</b> Ω <b>500</b> Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
	2.5 V ± 0.2 V		500 Ω		•	0.15 V
tPHZ/tPZH	3.3 V ± 0.2 V	GND GND	500 Ω	V <sub>C</sub> C	30 pF 50 pF	0.15 V 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd(s)}$ . The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms







.com 30-Mar-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74CB3Q3306ADCUR	ACTIVE	US8	DCU	8	3000	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3306APW	ACTIVE	TSSOP	PW	8	150	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74CB3Q3306APWR	ACTIVE	TSSOP	PW	8	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation CA.



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated