



SLVS536B-JULY 2004-REVISED JANUARY 2005

ExpressCard™ POWER INTERFACE SWITCH

FEATURES

- Meets the ExpressCard™ Standard (ExpressCard|34 or ExpressCard|54)
- Compliant with the ExpressCard™ **Compliance Checklists**
- Fully Satisfies the ExpressCard™ Implementation Guidelines
- **Supports Systems with WAKE Function**
- **TTL-Logic Compatible Inputs**
- **Short Circuit and Thermal Protection**
- -40°C to 85°C Ambient Operating **Temperature Range**

- Available in a 20-pin TSSOP, a 20-pin QFN, or 24-pin PowerPAD™ HTSSOP (Single)
- Available in a 32-pin PowerPAD™ HTSSOP (Dual)

APPLICATIONS


- **Notebook Computers**
- **Desktop Computers**
- Personal Digital Assistants (PDAs)
- **Digital Cameras**
- TV and Set Top Boxes

DESCRIPTION

The TPS2231 and TPS2236 ExpressCard power interface switches provide the total power management solution required by the ExpressCard specification. The TPS2231 and TPS2236 ExpressCard power interface switches distribute 3.3 V, AUX, and 1.5 V to the ExpressCard socket. Each voltage rail is protected with integrated current-limiting circuitry.

The TPS2231 supports systems with single-slot ExpressCard|34 or ExpressCard|54 sockets. The TPS2236 supports systems with dual-slot ExpressCard sockets.

End equipment for the TPS2231 and TPS2236 include notebook computers, desktop computers, personal digital assistants (PDAs), and digital cameras.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ExpressCard is a trademark of Personal Computer Memory Card International Association. PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

T _A	NUMBER OF CHANNELS	PACKAGED DEVICES ⁽¹⁾					
	NUMBER OF CHANNELS	TSSOP	PowerPAD HTSSOP	QFN			
1000 1- 0500	Single	TPS2231PW	TPS2231PWP	TPS2231RGP ⁽²⁾			
–40°C to 85°C	Dual		TPS2236DAP				

- (1) The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2231PWPR).
- (2) Product preview stage of development

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

				TPS223x	UNIT	
		V _{I(3.3VIN)}		-0.3 to 6	V	
VI	Input voltage range for card power	V _{I(1.5VIN)}	-0.3 to 6	V		
	power	V _{I(AUXIN)}		-0.3 to 6	V	
	Logic input/output voltage			-0.3 to 6	V	
		V _{O(3.3VOUT)}		-0.3 to 6	V	
Vo	Output voltage range	V _{O(1.5VOUT)}		-0.3 to 6	V	
		V _{O(AUXOUT)}		-0.3 to 6	V	
	Continuous total power dissipa			See Dissipation Rating Table		
		I _{O(3.3VOUT)}		Internally limited		
Io	Output current	I _{O(AUXOUT)}	Internally limited			
		I _{O(1.5VOUT)}		Internally limited		
	OC sink current			10	mA	
	PERST sink/source current			10	mA	
T _J	Operating virtual junction temperature	erature range		-40 to 120	°C	
T _{stg}	Storage temperature range			-55 to 150	°C	
	Lead temperature 1,6 mm (1/10	6 inch) from case for 10 sec	conds	260	°C	
			TPS2231			
ESD	Electrostatic discharge	Human body model (HBM) MIL-STD-883C	TPS2236, all pins except PERSTx and OCx	2	kV	
	protection		TPS2236, PERSTx and OCx	1.5	kV	
		Charge device model (0	CDM)	500	V	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS (Thermal Resistance = °C/W)

PACKAGE	$T_A \le 25^{\circ}C$ DERATING FA POWER RATING ABOVE $T_A =$		T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PW (20) ⁽¹⁾	704.2 mW	7.41 mW/°C	370.6 mW	259.5 mW
PWP (24) ⁽¹⁾	3153 mW	33.19 mW/°C	1659.5 mW	1161.6 mW
RGP (20) (2)	3277.5 mW	34.5 mW/°C	1725 mW	1207.3 mW

⁽¹⁾ These devices are mounted on an JEDEC low-k board (2-oz. traces on surface), (The table is assuming that the maximum junction temperature is 120°C). The power pad on the device must be soldered down to the power pad on the board if best thermal performance is needed.

⁽²⁾ Tis device is mounted on a JEDEC JESO51.5 high-k board (2 signal, 2 plane). The values assume a maxium junction temperature of 120°C.



DISSIPATION RATINGS (Thermal Resistance = °C/W) (continued)

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DAP (32) ⁽¹⁾ PowerPAD not soldered down	993.4 mW	10.46 mW/°C	522.8 mW	366 mW
DAP (32) ⁽¹⁾	4040.8 mW	42.55 mW/°C	2126.8 mW	1488.7 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
V _{I(3.3VIN)}		3.3VIN is only required for its respective functions	3	3.6		
V _{I(1.5VIN)}	Input voltage	1.5VIN is only required for its respective functions	1.35	1.65	V	
V _{I(AUXIN)}		AUXIN is required for all circuit operations	3	3.6		
I _{O(3.3VOUT)}			0	1.3	Α	
I _{O(1.5VOUT)}	Continuous output current	T _J = 120°C	0	650	mA	
I _{O(AUXOUT)}			0	275	mA	
T _J	T _J Operating virtual junction temperature					

ELECTRICAL CHARACTERISTICS

 $\begin{aligned} &T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = V_{I(AUXIN)} = 3.3 \ \text{V}, \ V_{I(1.5\text{VIN})} = 1.5 \ \text{V}, \ V_{I(/SHDNx)}, \ V_{I(/STBYx)} = 3.3 \ \text{V}, \ V_{I(/CPPEx)} = V_{I(/CPUSBx)} = 0 \ \text{V}, \\ &V_{I(/SYSRST)} = 3.3 \ \text{V}, \ \overrightarrow{OCx} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overrightarrow{PERSTx} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$

	PAR	AMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER S	WITCH								
		3.3VIN to 3.3VOUT	with two	T _J = 25°C, I = 1300 mA each		45		mΩ	
		switches on for dual		T _J = 100°C, I = 1300 mA each			68	11122	
	Power switch	1.5VIN to 1.5VOUT With two		T _J = 25°C, I = 650 mA each		46		mΩ	
	resistance	switches on for dua	ı	$T_J = 100^{\circ}C$, I = 650 mA each			70	11152	
		AUXIN to AUXOUT	with two	T _J = 25°C, I = 275 mA each		120		mΩ	
		switches on for dual		$T_J = 100^{\circ}C$, I = 275 mA each			200	11152	
$R_{(DIS_FET)}$	Discharge resistan	ice on 3.3V/1.5V/AUX	X outputs	$V_{I(/SHDNx)} = 0 \text{ V}, I_{(discharge)} = 1 \text{ mA}$	100		500	Ω	
Ob and almostic and		I _{OS(3.3VOUT)} (steady	-state value)	T (40 400001 0)	1.35	2	2.5	Α	
Ios	Short-circuit out- put current ⁽¹⁾	I _{OS(1.5VOUT)} (steady-state value)		T _J (–40, 120°C]. Output powered into a short	0.67	1	1.3	Α	
	I _{OS(AUXOUT)} (steady-state		state value)		275	450	600	mA	
	Thermal	Trip point, T _J		Rising temperature, not in overcurrent condition	155	165		°C	
	shutdown			Overcurrent condition	120	130			
		Hysteresis				10			
				$V_{O(3.3VOUT)}$ with 100-m Ω short		43	100		
	Current-limit	From short to the 19 within 1.1 times of f		$V_{O(1.5VOUT)}$ with 100-m Ω short, TPS2231		100	140		
	response time	limit, $T_J = 25^{\circ}C$	mai current	$V_{O(1.5VOUT)}$ with 100-m Ω short, TPS2236		110	150	μs	
				$V_{O(AUXOUT)}$ with 100-m Ω short		38	100		
			I _{I(AUXIN)}			125	200		
		Normal operation of TPS2236	I _{I(3.3VIN)}	Outputs are unloaded,		17.5	25	μА	
1	Operation input		I _{I(1.5VIN)}	T _J [-40, 120°C] (does not include		5.5	15		
I _I	quiescent current	nt current		CPPEx and CPUSBx logic pullup		85	150		
		Normal operation of TPS2231	I _{I(3.3VIN)}	currents)		10	15	μA	
			I _{I(1.5VIN)}			2.5	10		

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



ELECTRICAL CHARACTERISTICS (continued)

 $\begin{aligned} & T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = V_{I(AUXIN)} = 3.3 \ \text{V}, \ V_{I(1.5\text{VIN})} = 1.5 \ \text{V}, \ V_{I(/SHDNx)}, \ V_{I(/STBYx)} = 3.3 \ \text{V}, \ V_{I(/CPPEx)} = V_{I(/CPUSBx)} = 0 \ \text{V}, \\ & V_{I(/SYSRST)} = 3.3 \ \text{V}, \ \overline{\text{OCx}} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{\text{PERSTx}} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$

	PAR	AMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			I _{I(AUXIN)}			200	320		
		Normal operation of TPS2236	I _{I(3.3VIN)}			17.5	25	μΑ	
		0 02200	I _{I(1.5VIN)}	Outputs are unloaded, T _J [-40, 120°C] (include CPPEx and CPUSBx		5.5	15		
			I _{I(AUXIN)}	logic pullup currents)		120	210		
		Normal operation of TPS2231	I _{I(3.3VIN)}			10	15	μΑ	
	Total input	01 11 02201	I _{I(1.5VIN)}			2.5	10		
l _l	quiescent current		I _{I(AUXIN)}			250	440		
		Shutdown mode of TPS2236	I _{I(3.3VIN)}	CPUSB = CPPE = 0 V SHDN = 0 V		3.5	20	μΑ	
			I _{I(1.5VIN)}	(discharge FETs are on) (include CPPEx and CPUSBx logic pullup		0.1	20		
		Object descent and a st	I _{I(AUXIN)}	currents and SHDN pullup current) T _J		144	270		
		Shutdown mode of TPS2231	I _{I(3.3VIN)}	[-40, 120°C]		3.5	10	μΑ	
		62201	I _{I(1.5VIN)}			0.5	10		
			I _{I(AUXIN)}			40	100		
		TPS2236	I _{I(3.3VIN)}	SHDN = 3.3 V, - CPUSB = CPPE = 3.3 V (no card		0.1	100	μΑ	
	Forward leakage		I _{I(1.5VIN)}	present, discharge FETs are on);		0.1	100		
I _{lkg(FWD)}	current		I _{I(AUXIN)}	current measured at input pins		20	50		
		TPS2231	I _{I(3.3VIN)}	T _J = 120°C, includes RCLKEN pullup current		0.1	50	μА	
			I _{I(1.5VIN)}			0.1	50		
			$T_J = 25^{\circ}C$			0.1	10	μA	
		I _{I(AUXOUT)}	T _J = 120°C				50	μΑ	
	Reverse leakage		$T_J = 25^{\circ}C$	$V_{O(AUXOUT)} = V_{O(3.3VOUT)} = 3.3 \text{ V};$ $V_{O(1.5VOUT)} = 1.5 \text{ V};$ All voltage inputs		0.1	10		
lkg(RVS) current (TPS223 and TPS2231)	current (TPS2236 and TPS2231)	I _{I(3.3VOUT)}	T _J = 120°C	are grounded (current measured			50	μΑ	
	,	1	$T_J = 25^{\circ}C$	from output pins going in)		0.1	10	μA	
		I _{I(1.5} VOUT)	T _J = 120°C				50	μΑ	
LOGIC SE	ECTION ($\overline{ ext{SYSRST}}$, $\overline{ ext{S}}$	HDNx, STBYx, PERS	STx, RCLKENX	$x, \overline{OCx}, \overline{CPUSBx}, \overline{CPPEx}$					
		1	Input	SYSRST = 3.6 V, sinking		0	1	μΑ	
		I(/SYSRST)	Input	SYSRST = 0 V, sourcing	10		30	μΑ	
		1	Input	SHDNx = 3.6 V, sinking	SHDNx = 3.6 V, sinking		1	μA	
	Landa Isaasi	I(/SHDNx)	При	SHDNx = 0 V, sourcing	10		30	μΛ	
	Logic input supply current	Luctory	Input	STBYx = 3.6 V, sinking		0	1	μΑ	
	,	I _(/STBYx)	mpat	STBYx = 0 V, sourcing	10		30	μ/ ι	
		I _(RCLKENx)	Input	RCLKENx = 0 V, sourcing	10		30	μΑ	
		I _(/CPUSBx) or	Inputs	CPUSB or CPPE = 0 V, sinking		0	1	μA	
		I _(/CPPEx)	mpato	CPUSB or CPPE = 3.6 V, sourcing	10		30	μι	
	Logic input	High level			2			V	
	voltage	Low level	1				0.8		
	RCLEN output low	voltage	Output	I _{O(RCLKEN)} = 60 μA			0.4	V	
		hreshold of output vo		3.3VOUT falling	2.7		3		
	asserted when any threshold)	output voltage falls	below the	AUXOUT falling	2.7		3	V	
				1.5VOUT falling	1.2		1.35		
	PERST assertion of	delay from output volt	age	3.3VOUT, AUXOUT, or 1.5VOUT falling			500	ns	
	PERST de-assertion	on delay from output	voltage	3.3VOUT, AUXOUT, and 1.5VOUT rising within tolerance	4	10	20	ms	
	PERST assertion of	delay from SYSRST		Max time from SYSRST asserted or de-asserted			500	ns	



ELECTRICAL CHARACTERISTICS (continued)

 $\begin{aligned} &T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = V_{I(\text{AUXIN})} = 3.3 \ \text{V}, \ V_{I(1.5\text{VIN})} = 1.5 \ \text{V}, \ V_{I(/\text{SHDNx})}, \ V_{I(/\text{STBYx})} = 3.3 \ \text{V}, \ V_{I(/\text{CPPEx})} = V_{I(/\text{CPUSBx})} = 0 \ \text{V}, \\ &V_{I(/\text{SYSRST})} = 3.3 \ \text{V}, \ \overline{\text{OCx}} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{\text{PERSTx}} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{W(PERST)}	PERST minimum pulse width	3.3VOUT, AUXOUT, or 1.5VOUT falling out of tolerance or triggered by SYSRST	100	250		μs
	PERST output low voltage				0.4	V
	PERST output high voltage	$I_{O(PERST)} = 500 \mu A$	2.4			V
	OC output low voltage	I _{O(/OC)} = 2 mA			0.4	V
	OC leakage current	V _{O(/OC)} = 3.6 V			1	μΑ
	OC deglitch	Falling into or out of an overcurrent condition	6		20	mS
UNDERVO	LTAGE LOCKOUT (UVLO)					
	3.3VIN UVLO	3.3VIN level, below which 3.3VIN and 1.5VIN switches are off	2.6		2.9	
	1.5VIN UVLO	1.5VIN level, below which 3.3VIN and 1.5VIN switches are off			1.25	V
	AUXIN UVLO	AUXIN level, below which all switches are off	2.6		2.9	
	UVLO hysteresis			100		mV

SWITCHING CHARACTERISTICS

 $\begin{aligned} &T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = V_{I(AUXIN)} = 3.3 \ \text{V}, \ V_{I(1.5\text{VIN})} = 1.5 \ \text{V}, \ V_{I(/SHDNx)}, \ V_{I(/STBYx)} = 3.3 \ \text{V}, \ V_{I(/CPPEx)} = V_{I(/CPUSBx)} = 0 \ \text{V}, \\ &V_{I(/SYSRST)} = 3.3 \ \text{V}, \ \overline{\text{OCx}} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{\text{PERSTx}} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$

,						
PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT	
	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	0.1	3		
	AUXIN to AUXOUT	$C_{L(AUXOUT)} = 0.1 \mu F, I_{O(AUXOUT)} = 0 A$	0.1	3		
Output rice times	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	0.1	3	ms	
Output rise times	3.3VIN to 3.3VOUT	0.1	6	1115		
	AUXIN to AUXOUT	$C_{L(AUXOUT)} = 100 \mu F, R_L = V_{I(AUXIN)}/0.250 A$	0.1	6		
	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1	6		
	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	10	150		
Output fall times	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 0.1 \mu F, I_{O(AUXOUT)} = 0 A$	10	150	μs	
when card removed	Output fall times		10	150		
(both CPUSB and	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 20 \mu F, I_{O(3.3VOUT)} = 0 A$	2	30		
CPPE de-asseried)	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 20 \mu F, I_{O(AUXOUT)} = 0 A$	2	30	ms	
	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 20 \mu F, I_{O(1.5VOUT)} = 0 A$	2	30		
	3.3VIN to 3.3VOUT	JT $C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$		150		
Output fall times	AUXIN to VAUXOUT CLAUXOUT = 0.1 µF. IO(AUXOUT) = 0 A		10	150	μs	
when SHDN	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	10	150		
asserted (card is	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 100 \mu F, R_L = V_{I(3.3VIN)}/1 A$	0.1	5		
present)	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 100 \mu F R_L = V_{I(AUXIN)}/0.250 A$	0.1	5	ms	
	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1	5		
	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	0.1	1		
	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 0.1 \mu F, I_{O(AUXOUT)} = 0A$	0.05	0.5		
Turn-on propagation	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$		1		
delay	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 100 \mu F, R_L = V_{I(3.3VIN)}/1 A$	0.1	1.5	I.5	
	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 100 \mu F, R_L = V_{I(AUXIN)}/0.250 A$	0.05	1		
	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1	1.5		
	Output fall times when card removed (both CPUSB and CPPE de-asserted) Output fall times when SHDN asserted (card is present)	Output fall times when card removed (both CPUSB and CPPE de-asserted) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times when SHDN asserted (card is present) Output fall times asserted (card is present) Output fall times asserted (card is present) Output fall times asserted (card is present) AUXIN to VAUXOUT AUXIN to VAUXOUT	$Output \ fall \ times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ Card \ removed \\ (both \ CPUSB \ and \ CPPE \ de-asserted) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asserted \ (card \ ispresent) \\ Output fall times \\ When \ SHDN \\ asse$	$Output \ rise \ times \\ \hline Output \ fall \ times \ when \ rad \ removed \ (both \ CPUSB \ and \ CPPE \ de-asserted) \\ \hline Output \ fall \ times \ when \ rad \ removed \ (both \ CPUSB \ and \ CPPE \ de-asserted) \\ \hline Output \ fall \ times \ when \ rightarrow \ rightar$	Output rise times 3.3VIN to 3.3VOUT C _{L(3.3VOUT)} = 0.1 μF, I _{O(3.3VOUT)} = 0 A 0.1 3 AUXIN to AUXOUT C _{L(1.5VOUT)} = 0.1 μF, I _{O(1.5VOUT)} = 0 A 0.1 3 3 1.5VIN to 1.5VOUT C _{L(1.5VOUT)} = 0.1 μF, I _{O(1.5VOUT)} = 0 A 0.1 3 3 3.3VIN to 3.3VOUT C _{L(3.3VOUT)} = 100 μF, R _L = V _{I(3.3VIN)} /1 A 0.1 6 4 4 4 4 4 4 4 4 4	




SWITCHING CHARACTERISTICS (continued)

$$\begin{split} &T_{\text{J}} = 25^{\circ}\text{C}, \ V_{\text{I(3.3VIN)}} = V_{\text{I(AUXIN)}} = 3.3 \ \text{V}, \ V_{\text{I(1.5VIN)}} = 1.5 \ \text{V}, \ V_{\text{I(/SHDNx)}}, \ V_{\text{I(/STBYx)}} = 3.3 \ \text{V}, \ V_{\text{I(/CPPEx)}} = V_{\text{I(/CPUSBx)}} = 0 \ \text{V}, \\ &V_{\text{I(/SYSRST)}} = 3.3 \ \text{V}, \ \overline{\text{OCx}} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{\text{PERSTx}} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{split}$$

	PARAMET	ER	TEST CONDITIONS	MIN	TYP N	MAX	UNIT
		3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	0.1		1.5	
	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 0.1 \mu F, I_{O(AUXOUT)} = 0 A$	0.05		0.5		
	Turn-off propagation	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	0.1		1.5	mo
^I pd(off)	delay	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 100 \mu F, R_L = V_{I(3.3VIN)}/1 A$	0.1		1.5	ms
		AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 100 \mu F, R_L = V_{I(AUXIN)}/0.250 A$	0.05		0.5	
		1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1		1	

PIN ASSIGNMENTS






TERMINAL FUNCTIONS

	TERMI	NAL					
	TPS2	231		TPS22	36	1/0	DESCRIPTION
NAME		NO.		NAME	NO.	1/0	DESCRIPTION
	PW	PWP	RGP		DAP		
3.3VIN	4, 5	5, 6	2	3.3VIN	8, 9	1	3.3-V input for 3.3VOUT
1.5VIN	15, 16	18, 19	12	1.5VIN	24, 25	1	1.5-V input for 1.5VOUT
AUXIN	18	21	17	AUXIN	15	Ι	AUX input for AUXOUT and chip power
GND	10	11	7	GND	21		Ground
3.3VOUT	6, 7	7, 8	3	3.3VOUT1	7	0	Switched output that delivers 0 V, 3.3 V or high impedance to card
1.5VOUT	13, 14	16, 17	11	1.5VOUT1	26	0	Switched output that delivers 0 V, 1.5 V or high impedance to card
AUXOUT	17	20	15	AUXOUT1	14	0	Switched output that delivers 0 V, AUX or high impedance to card
				3.3VOUT2	10	0	Switched output that delivers 0 V, 3.3 V or high impedance to card
				1.5VOUT2	23	0	Switched output that delivers 0 V, 1.5 V or high impedance to card
				AUXOUT2	16	0	Switched output that delivers 0 V, AUX or high impedance to card
SYSRST	1	2	6	SYSRST	30	-	System Reset input – active low, logic level signal. Internally pulled up to AUXIN.
CPPE	12	15	10	CPPE1	1	I	Card Present input for PCI Express cards. Internally pulled up to AUXIN
CPUSB	11	14	9	CPUSB1	3	_	Card Present input for USB cards. Internally pulled up to AUXIN.
				CPPE2	2	-	Card Present input for PCI Express cards. Internally pulled up to AUXIN.
				CPUSB2	6	I	Card Present input for USB cards. Internally pulled up to AUXIN.
PERST	8	9	8	PERST1	13	0	A logic level power good to slot 0 (with delay)
				PERST2	11	0	A logic level power good to slot 1 (with delay)
SHDN	2	3	20	SHDN1	17	I	Shutdown input – active low, logic level signal. Internally pulled up to AUXIN.
				SHDN2	18	Ι	Shutdown input – active low, logic level signal. Internally pulled up to AUXIN.
STBY	3	4	1	STBY1	28	_	Standby input – active low, logic level signal. Internally pulled up to AUXIN.
				STBY2	27	_	Standby input – active low, logic level signal. Internally pulled up to AUXIN.
RCLKEN	19	22	18	RCLKEN1	32	I/O	Reference Clock Enable signal. As an output, a logic level power good to host for slot 0 (no delay – open drain). As an input, if kept inactive (low) by the host, prevents PERST from being de-asserted. Internally pulled up to AUXIN.
				RCLKEN2	31	I/O	Reference Clock Enable signal. As an output, a logic level power good to host for slot 1 (no delay – open drain). As an input, if kept inactive (low) by the host, prevents PERST from being de-asserted. Internally pulled up to AUXIN.
<u>oc</u>	20	23	19	OC1	19	0	Overcurrent status output for slot 0 (open drain)
				OC2	20	0	Overcurrent status output for slot 1 (open drain)
NC	9	1, 10, 12, 13, 24	4, 5, 13, 14, 16	NC	4, 5, 12, 22, 29		No connection



FUNCTIONAL BLOCK DIAGRAM

Single ExpressCard Power Switch




Note A: PG = power good Note B: CS = current sense



FUNCTIONAL BLOCK DIAGRAM (continued)

Dual ExpressCard Power Switch





DETAILED PIN DESCRIPTIONS

CPPE

A logic low level on this input indicates that the card present supports PCI Express functions.

CPPE connects to the AUXIN input through an internal pullup. When a card is inserted,

CPPE is physically connected to ground if the card supports PCI Express functions.

CPUSB

A logic low level on this input indicates that the card present supports USB functions.

CPUSB connects to the AUXIN input through an internal pullup. When a card is inserted, CPUSB is physically connected to ground if the card supports USB functions.

SHDN

When asserted (logic low), this input instructs the power switch to turn off all voltage outputs and the discharge FETs are activated. SHDN has an internal pullup connected to AUXIN.

STBY

When asserted (logic low) after the card is inserted, this input places the power switch in standby mode by turning off the 3.3-V and 1.5-V power switches and keeping the AUX switch on. If asserted prior to the card being present, STBY places the power switch in OFF Mode by turning off the AUX, 3.3-V, and 1.5-V power switches. STBY has an internal pullup connected to AUXIN.

RCLKEN

This pin serves as both an input and an output. On power up, a discharge FET keeps this signal at a low state as long as any of the output power rails are out of their tolerance range. Once all output power rails are within tolerance, the switch releases RCLKEN allowing it to transition to a high state (internally pulled up to AUXIN). The transition of RCLKEN from a low to a high state starts an internal timer for the purpose of deasserting PERST. As an input, RCLKEN can be kept low to delay the start of the PERST internal timer.

Because RCLKEN is internally connected to a discharge FET, this pin can only be driven low and should never be driven high as a logic input. When an external circuit drives this pin low, RCLKEN becomes an input; otherwise, this pin is an output.

RCLKEN can be used by the host system to enable a clock driver.

PERST

On power up, this output remains asserted (logic level low) until all power rails are within tolerance. Once all power rails are within tolerance and RCLKEN has been released (logic high), PERST is deasserted (logic high) after a time delay as shown in the parametric table. On power down, this output is asserted whenever any of the power rails drop below their voltage tolerance.

The PERST signal is an output from the host system and an input to the ExpressCard module. This signal is only used by PCI Express-based modules and its function is to place the ExpressCard module in a reset state.

During power up, power down, or whenever power to the ExpressCard module is not stable or not within voltage tolerance limits, the ExpressCard standard requires that PERST be asserted. As a result, this signal also serves as a power-good indicator to the ExpressCard module, and the relationship between the power rails and PERST are explicitly defined in the ExpressCard standard.

The host can also place the ExpressCard module in a reset state by asserting a system reset SYSRST. This system reset generates a PERST to the ExpressCard module without disrupting the voltage rails. This is what is normally called a *warm* reset. However, in a *cold* start situation, the system reset can also be used to extend the length of time that PERST is asserted.



Detailed Pin Descriptions (continued)

SYSRST

This input is driven by the host system and directly affects <u>PERST</u>. Asserting <u>SYSRST</u> (logic low) forces <u>PERST</u> to assert. RCLKEN is not affected by the assertion of <u>SYSRST</u>. <u>SYSRST</u> has an internal pullup connected to AUXIN.

<u>OC</u>

This pin is an open-drain output. When any of the three power switches (AUX, 3.3V, and 1.5V) is in an overcurrent condition, \overline{OC} is asserted (logic low) by an internal discharge FET with a deglitch delay. Otherwise, the discharge FET is open, and the pin can be pulled up to a power supply through an external resistor.

FUNCTIONAL TRUTH TABLES

Truth Table for Voltage Outputs

VO	VOLTAGE INPUTS ⁽¹⁾			LOGIC INPUTS			VOLTAGE OUTPUTS(2)		
AUXIN	3.3VIN	1.5VIN	SHDN	STBY	CP (4)	AUXOUT	3.3VOUT	1.5VOUT	
Off	Х	Х	х	х	х	Off	Off	Off	OFF
On	Х	Х	0	х	х	GND	GND	GND	Shutdown
On	Х	Х	1	х	1	GND	GND	GND	No Card
On	On	On	1	0	0	On	Off	Off	Standby
On	On	On	1	1	0	On	On	On	Card Inserted

- (1) For input voltages, *On* means the respective input voltage is higher than its turnon threshold voltage; otherwise, the voltage is *Off* (for AUX input, *Off* means the voltage is close to zero volt).
- (2) For output voltages, On means the respective power switch is turned on so the input voltage is connected to the output; Off means the power switch and its output discharge FET are both off; GND means the power switch is off but the output discharge FET is on so the voltage on the output is pulled down to 0 V.
- (3) Mode assigns each set of input conditions and respective output voltage results to a different name. These modes are referred to as input conditions in the following Truth Table for Logic Outputs.
 (4) CP = CPUSB and CPPE equal to 1 when both CPUSB and CPPE signals are logic high, or equal to 0 when either CPUSB or CPPE is
- (4) CP = CPUSB and CPPE- equal to 1 when both CPUSB and CPPE signals are logic high, or equal to 0 when either CPUSB or CPPE is low.

Truth Table for Logic Outputs

INPUT CONDITIONS			LOGIC OUTPUTS		
MODE	SYSRST	RCLKEN ⁽¹⁾	PERST	RCLKEN ⁽²⁾	
OFF					
Shutdown	V	V	0	0	
No Card	X	X			
Standby					
	0	Hi-Z	0	1	
Card Inserted	0	0	0	0	
Card Inserted	1	Hi-Z	1	1	
	1	0	0	0	

⁽¹⁾ RCLKEN as a logic input in this column. RCLKEN is an I/O pin and it can be driven low externally, left open, or connected to high-impedance terminals, such as the gate of a MOSFET. It must not be driven high externally.

(2) RCLKEN as a logic output in this column.



POWER STATES

If AUXIN is not present, then all input-to-output power switches are kept off (OFF mode).

If AUXIN is present and \$\overline{SHDN}\$ is asserted (logic low), then all input-to-output power switches are kept off and the output discharge FETs are turned on (\$Shutdown mode). If \$\overline{SHDN}\$ is asserted and then de-asserted, the state on the outputs is restored to the state prior to \$\overline{SHDN}\$ assertion.

If 3.3VIN, AUXIN and 1.5VIN are present at the input of the power switch and no card is inserted, then all input-to-output power switches are kept off and the output discharge FETs are turned on (*No Card* mode).

If 3.3VIN, AUXIN and 1.5VIN are present at the input of the power switch prior to a card being inserted, then all input-to-output power switches are turned on once a card-present signal (CPUSB and/or CPPE) is detected (Card Inserted mode).

If a card is present and all output voltages are being applied, then the STBY is asserted (logic low); the AUXOUT voltage is provided to the card, and the 3.3VOUT and 1.5VOUT switches are turned off (*Standby* mode).

If a card is present and all output voltages are being applied, then the 1.5VIN, or 3.3VIN is removed from the input of the power switch; the AUXOUT voltage is provided to the card and the 3.3VOUT and 1.5VOUT switches are turned off (*Standby* mode).

If prior to the insertion of a card, the AUXIN is available at the input of the power switch and 3.3VIN and/or 1.5VIN are not, or if STBY is asserted (logic low), then no power is made available to the card (*OFF* mode). If 1.5VIN and 3.3VIN are made available at the input of the power switch after the card is inserted and STBY is not asserted, all the output voltages are made available to the card (*Card Inserted* mode).

DISCHARGE FETS

The discharge FETs on the outputs are activated whenever the device detects that a card is not present (*No Card* mode). Activation occurs after the input-to-output power switches are turned off (break before make). The discharge FETs de-activate if either of the card-present lines go active low, unless the SHDN pin is asserted.

The discharge FETs are also activated whenever the SHDN input is asserted and stay asserted until SHDN is de-asserted.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuits and Voltage Waveforms




TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Output voltage when card is inserted	vs Time	2
RCLKEN and PERST voltage during power up	vs Time	3
RCLKEN and PERST voltage during power down	vs Time	4
PERST asserted by SYSRST when power is on	vs Time	5
PERST de-asserted by SYSRST when power is on	vs Time	6
Output voltage when 3.3VIN is removed	vs Time	7
Output voltage when 1.5VIN is removed	vs Time	8
OC response when powered into a short (3.3VOUT)	vs Time	9
Supply current of AUXIN	vs Junction temperature	10
Static drain-source on-state resistance	vs Junction temperature	11
3.3-V power switch current limit	vs Junction temperature	12
1.5-V power switch current limit	vs Junction temperature	13
AUX power switch current limit	vs Junction temperature	14
3.3-V power switch current limit trip	vs Junction temperature	15
1.5-V power switch current limit trip	vs Junction temperature	16
AUX power switch current limit trip	vs Junction temperature	17

OUTPUT VOLTAGE WHEN CARD IS INSERTED RCLKEN AND $\overline{\text{PERST}}$ VOLTAGE DURING POWER UP vs TIME vs TIME $V_{I(\overline{CPxx})}$ 2 V/div V_{O(3.3VOUT)} 2 V/div V_{O(3.3VOUT)} 2→ 2 V/div V_{O(RCLKEN)} 2 V/div V_{O(1.5VOUT)} 3-2 V/div V_{O(PERST)} 2 V/div V_{O(AUXOUT)} 42 2 V/div t - Time - 5 ms/div t - Time - 1 ms/div Figure 2. Figure 3.







OUTPUT VOLTAGE WHEN 1.5VIN IS REMOVED VS TIME




Figure 8.

OC RESPONSE WHEN POWERED INTO A SHORT (3.3VOUT)




Figure 9.

SUPPLY CURRENT OF AUXIN vs JUNCTION TEMPERATURE




Figure 10.

STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE





Figure 11.










Figure 14.






Figure 13.

3.3-V POWER SWITCH CURRENT LIMIT TRIP vs JUNCTION TEMPERATURE






Figure 15.









APPLICATION INFORMATION

INTRODUCTION TO ExpressCard

An ExpressCard module is an add-in card with a serial interface based on PCI Express and/or Universal Serial Bus (USB) technologies. An ExpressCard comes in two form factors defined as ExpressCard|34 or ExpressCard|54. The difference, as defined by the name, is the width of the module, 34 mm or 54 mm, respectively. Host systems supporting the ExpressCard module can support either the ExpressCard|34 or ExpressCard|54 or both.

ExpressCard POWER REQUIREMENTS

Regardless of which ExpressCard module is used, the power requirements as defined in the ExpressCard Standard apply to both on an individual slot basis. The host system is required to supply 3.3 V, 1.5 V, and AUX to each of the ExpressCard slots. However, the voltage is only applied after an ExpressCard is inserted into the slot.

The ExpressCard connector has two pins, $\overline{\text{CPPE}}$ and $\overline{\text{CPUSB}}$, that are used to signal the host when a card is inserted. If the ExpressCard module itself connects the $\overline{\text{CPPE}}$ to ground, the logic low level on that signal indicates to the host that a card supporting PCI Express has been inserted. If $\overline{\text{CPUSB}}$ is connected to ground, then the ExpressCard module supports the USB interface. If both PCI Express and USB are supported by the ExpressCard module, then both signals, $\overline{\text{CPPE}}$ and $\overline{\text{CPUSB}}$, must be connected to ground.

In addition to the Card Present signals (CPPE and CPUSB), the host system determines when to apply power to the ExpressCard module based on the state of the system. The state of the system is defined by the state of the 3.3 V, 1.5 V, and AUX input voltage rails. For the sake of simplicity, the 3.3-V and 1.5-V rails are defined as the primary voltage rails as oppose to the auxiliary voltage rail, AUX.

ExpressCard POWER SWITCH OPERATION

The ExpressCard power switch resides on the host, and its main function is to control when to send power to the ExpressCard slot. The ExpressCard power switch makes decisions based on the Card Present inputs and on the state of the host system as defined by the primary and auxiliary voltage rails.

The following conditions define the operation of the host power controller:

- 1. When both primary power and auxiliary power at the input of the ExpressCard power switch are off, then all power to the ExpressCard connector is off regardless of whether a card is present.
- 2. When both primary power and auxiliary power at the input of the ExpressCard power switch are on, then power is only applied to the ExpressCard after the ExpressCard power switch detects that a card is present.
- 3. When primary power (either +3.3 V or +1.5 V) at the input of the ExpressCard power switch is off and auxiliary power at the input of the ExpressCard power switch is on, then the ExpressCard power switch behaves in the following manner:
 - a. If neither of the Card Present inputs is detected (no card inserted), then no power is applied to the ExpressCard slot.
 - b. If the card is inserted after the system has entered this power state, then no power is applied to the ExpressCard slot.
 - c. If the card is inserted prior to the removal of the primary power (either +3.3 V or +1.5 V or both) at the input of the ExpressCard power switch, then only the primary power (both +3.3 V and +1.5 V) is removed and the auxiliary power is sent to the ExpressCard slot.

Figure 18 through Figure 23 illustrate the timing relationships between power/logic inputs and outputs of ExpressCard.



APPLICATION INFORMATION (continued)

EXPRESS CARD TIMING DIAGRAMS




Figure 18. Timing Signals - Card Present Before Host Power Is On





Figure 19. Timing Signals - Host Power Is On Prior to Card Insertion



APPLICATION INFORMATION (continued)



Note: Once 3.3 V and 1.5 V are applied, the power switch follows the power-up sequence of Figure 18 or Figure 19.

Figure 20. Timing Signals - Host System In Standby Prior to Card Insertion




Figure 21. Timing Signals - Host-Controlled Power Down



APPLICATION INFORMATION (continued)




Figure 22. Timing Signals - Controlled Power Down When SHDN Asserted




Figure 23. Timing Signals - Suprise Card Removal




THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions




THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions





i.com 30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2231PW	ACTIVE	TSSOP	PW	20	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2231PWG4	ACTIVE	TSSOP	PW	20	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2231PWP	ACTIVE	HTSSOP	PWP	24	60	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS2231PWPR	ACTIVE	HTSSOP	PWP	24	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS2231PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231PWR	PREVIEW	TSSOP	PW	20		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2236DAP	ACTIVE	HTSSOP	DAP	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2236DAPG4	ACTIVE	HTSSOP	DAP	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2236DAPR	ACTIVE	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2236DAPRG4	ACTIVE	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated