
- Member of Texas Instruments' Widebus™
 Family
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- D-Type Flip-Flops With Qualified Storage Enable
- Translates Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltages With 3.3-V V_{CC})
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

The SN74GTL16923 is an 18-bit registered bus transceiver that provides LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. This device is partitioned as two 9-bit transceivers with individual output-enable controls and contains D-type flip-flops for temporary storage of data flowing in either direction. This device provides an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

DGG PACKAGE (TOP VIEW)



The user has the flexibility of using this device at either GTL (V_{TT} = 1.2 V and V_{REF} = 0.8 V) or the preferred higher noise margin GTL+ (V_{TT} = 1.5 V and V_{REF} = 1 V) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels. All inputs can be driven from either 3.3-V or 5-V devices, which allows use in a mixed 3.3-V/5-V system environment. V_{REF} is the reference input voltage for the B port.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC and Widebus are trademarks of Texas Instruments



description (continued)

Data flow in each direction is controlled by the output-enable (\overline{OEAB} and \overline{OEBA}) and clock (CLKAB and CLKBA) inputs. The clock-enable (\overline{CEAB} and \overline{CEBA}) inputs enable or disable the clock for all 18 bits at a time. However, \overline{OEAB} and \overline{OEBA} are designed to control each 9-bit transceiver independently, which makes the device more versatile.

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if \overline{CEAB} is low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses \overline{OEBA} , CLKBA, and \overline{CEBA} .

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

| TA | PACKAGE [†] | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|----------------------|---------------|--------------------------|---------------------|
| -40°C to 85°C | TSSOP – DGG | Tape and reel | SN74GTL16923DGGR | GTL16923 |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.

FUNCTION TABLE‡


| | INPUTS | | | OUTPUT | MODE |
|------|--------|------------|---|--------------------------------------|---------------------------|
| CEAB | OEAB | CLKAB | Α | В | MODE |
| Х | Н | Χ | Χ | Z | Isolation |
| Н | L | Х | Χ | В ₀ § В ₀ § | Latabad ataraga of A data |
| Х | L | H or L | X | В ₀ § | Latched storage of A data |
| L | L | ↑ | L | Ĺ | Clasked starage of A data |
| L | L | \uparrow | Н | Н | Clocked storage of A data |

[‡]A-to-B data flow is shown. B-to-A data flow is similar, but uses $\overline{\text{OEBA}}$, CLKBA, and $\overline{\text{CEBA}}$.



[§] Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | –0.5 V to 4.6 V |
|-------------------------------------------------------------------------------------------------|-----------------|
| Input voltage range, V _I (see Note 1) | 0.5 V to 7 V |
| Voltage range applied to any output in the high or power-off state, V _O (see Note 1) | –0.5 V to 7 V |
| Current into any output in the low state, IO: A port | 48 mA |
| B port | 100 mA |
| Current into any A-port output in the high state, I _O (see Note 2) | 48 mA |
| Continuous current through each V _{CC} or GND | ±100 mA |
| Input clamp current, I _{IK} (V _I < 0) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Package thermal impedance, θ _{JA} (see Note 3) | 55°C/W |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Notes 4 through 7)

| | | MIN | NOM | MAX | UNIT | |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Supply voltage | | 3.15 | 3.3 | 3.45 | V | |
| Termination valtage | GTL | 1.14 | 1.2 | 1.26 | V | |
| Termination voitage | GTL+ | 1.35 | 1.5 | 1.65 | V | |
| Deference valtage | GTL | 0.74 | 0.8 | 0.87 | V | |
| Reference voltage | GTL+ | 0.87 | 1 | 1.1 | V | |
| | B port | 0 | | V_{TT} | V | |
| input voltage | Except B port | 0 | | 5.5 | V | |
| High level input valtege | B port | V _{REF} +50 mV | | | V | |
| nign-ievei input voitage | Except B port | 2 | | | V | |
| Low level input veltage | B port | | | V _{REF} -50 mV | V | |
| Low-level input voltage | Except B port | | | 0.8 | V | |
| Input clamp current | _ | | | -18 | mA | |
| High-level output current | A port | | | -24 | mA | |
| Low lovel output overent | A port | | | 24 | A | |
| Low-level output current | B port | | | 50 | mA | |
| Operating free-air temperature | - | -40 | | 85 | °C | |
| | Termination voltage Reference voltage Input voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current | GTL | Supply voltage 3.15 Termination voltage GTL 1.14 GTL+ 1.35 Reference voltage GTL 0.74 GTL+ 0.87 B port 0 Except B port 0 Except B port 2 B port 2 Low-level input voltage B port Input clamp current Except B port High-level output current A port Low-level output current A port B port B port | Supply voltage 3.15 3.3 Termination voltage GTL 1.14 1.2 GTL+ 1.35 1.5 Reference voltage GTL 0.74 0.8 GTL+ 0.87 1 B port 0 Except B port 0 Except B port 2 Low-level input voltage B port Low-level input voltage Except B port Input clamp current Except B port High-level output current A port Low-level output current A port B port B port | Supply voltage 3.15 3.3 3.45 Termination voltage GTL 1.14 1.2 1.26 GTL+ 1.35 1.5 1.65 Reference voltage GTL 0.74 0.8 0.87 GTL+ 0.87 1 1.1 Input voltage B port 0 VTT Except B port 0 5.5 B port VREF+50 mV Except B port 2 Low-level input voltage B port VREF-50 mV Except B port 0.8 Input clamp current Except B port 0.8 High-level output current A port -24 Low-level output current A port -24 B port 50 | |

NOTES: 4. All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Normal connection sequence is GND first, $V_{CC} = 3.3 \text{ V}$, I/O, control inputs, V_{TT} , V_{REF} (any order) last.
- 6. VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IQL ratings are not exceeded.
- 7. VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT.



electrical characteristics over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)

| | PARAMETER TEST CONDITIONS | | MIN TYP | T MAX | UNIT | | |
|-----------------------|----------------------------------------------------------------------------------------------------------------|-----------------------------------------------|--------------------------------|----------------------|-------|----|--|
| VIK | | V _{CC} = 3.15 V, | I _I = -18 mA | | -1.2 | V | |
| | | $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$ | I _{OH} = -100 μA | V _{CC} -0.2 | | | |
| Vон | A port | V _{CC} = 3.15 V | I _{OH} = -12 mA | 2.4 | | | |
| | | VCC = 3.13 V | $I_{OH} = -24 \text{ mA}$ | 2 | | | |
| | | $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$ | I _{OL} = 100 μA | | 0.2 | | |
| | A port | V _{CC} = 3.15 V | $I_{OL} = 12 \text{ mA}$ | | 0.4 | | |
| | | VCC = 3.13 V | $I_{OL} = 24 \text{ mA}$ | | 0.5 | | |
| VOL | | $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$ | $I_{OL} = 100 \mu A$ | | 0.2 | V | |
| | B port | | $I_{OL} = 10 \text{ mA}$ | | 0.2 | | |
| | Б роп | V _{CC} = 3.15 V | $I_{OL} = 40 \text{ mA}$ | | 0.4 | | |
| | | | $I_{OL} = 50 \text{ mA}$ | | 0.55 | | |
| | B port | $V_{CC} = 3.45 \text{ V},$ | $V_I = 5.5 \text{ V or GND}$ | | ±5 | | |
| IJ | A-port and control inputs | V _{CC} = 3.45 V | $V_I = V_{CC}$ or GND | | ±5 | μΑ | |
| | | VCC = 3.45 V | $V_I = 5.5 \text{ V or GND}$ | | ±20 | | |
| l _{off} | | $V_{CC} = 0$, | V_I or $V_O = 0$ to 5.5 V | | ±100 | μΑ | |
| | A port | V _{CC} = 3.15 V | V _I = 0.8 V | 75 | | | |
| I _I (hold) | | VCC = 3.13 V | V _I = 2 V | – 75 | | μΑ | |
| | | $V_{CC} = 3.45 V^{\ddagger}$, | $V_{I} = 0.8 \text{ V to 2 V}$ | | ±500 | | |
| loz§ | A port | $V_{CC} = 3.45 \text{ V},$ | $V_O = V_{CC}$ or GND | | ±10 | μΑ | |
| IOZH | B port | $V_{CC} = 3.45 \text{ V},$ | V _O = 1.5 V | | 10 | μΑ | |
| | | V _{CC} = 3.45 V, | Outputs high | | 60 | | |
| ICC | A or B port | $I_{O} = 0$, | Outputs low | | 60 | mA | |
| | | $V_I = V_{CC}$ or GND | Outputs disabled | | 60 | | |
| ΔI_{CC}^{\P} | $V_{CC} = 3.45 \text{ V}$, A-port or control inputs at V_{CC} or GND, One input at $V_{CC} - 0.6 \text{ V}$ | | | 500 | μА | | |
| Ci | Control inputs | V _I = 3.15 V or 0 | | 2 | .5 3 | pF | |
| Cı | A port | | | | 6 8.5 | | |
| C _{io} | B port | V _O = 3.15 V or 0 | | | 7 9.5 | pF | |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\ensuremath{\$}}\mbox{ For I/O}$ ports, the parameter IOZ includes the input leakage current.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|-----------------|------------------------------------|------------------|-----|-----|------|
| fclock | f _{clock} Clock frequency | | | | MHz |
| t _W | Pulse duration, CLK high or low | | 2.5 | | ns |
| | Setup time | Data before CLK↑ | 2.6 | | no |
| t _{su} | Setup time | CE before CLK↑ | 3.3 | | ns |
| | Hold time | Data after CLK↑ | 0.1 | | |
| th | CE after CLK↑ | | 0 | | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | TYP† M | ΑХ | UNIT |
|------------------|----------------------|-------------------------------------------|-----|--------|------|------|
| f _{max} | | | 200 | | | MHz |
| ^t PLH | CLKAB | В | 2.2 | | 5.8 | ns |
| ^t PHL | CLNAB | Ь | 2.1 | | 6.3 | 115 |
| t _{dis} | OF A D | В | 1.7 | | 5.3 | ns |
| t _{en} | - OEAB | Ь | 2 | | 5 | 115 |
| Slew rate | Both tra | | 0.5 | | V/ns | |
| t _r | Transition time, B o | Transition time, B outputs (0.6 V to 1 V) | | | 2.9 | ns |
| t _f | Transition time, B o | utputs (1 V to 0.6 V) | 0.1 | | 3.9 | ns |
| ^t PLH | CLKBA | ^ | 1.8 | | 5 | 20 |
| ^t PHL | CLNBA | A | 1.7 | | 4.8 | ns |
| t _{en} | | Δ. | 1.3 | | 4.8 | no |
| ^t dis | OEBA | A | 2 | | 4.8 | ns |

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)


| | | | MIN | MAX | UNIT |
|------------------------------------|---------------------------------|------------------|-----|-----|------|
| f _{Clock} Clock frequency | | | | 200 | MHz |
| t _W | Pulse duration, CLK high or low | | 2.5 | | ns |
| | Setup time | Data before CLK↑ | 2.3 | | ns |
| t _{su} | Setup time | CE before CLK↑ | 3.3 | | |
| L | Hold time | Data after CLK↑ | 0.1 | | |
| th | CE after CLK↑ | | 0 | · | ns |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)

| PARAMETER | FROM (INPUT) | | | түр† | MAX | UNIT |
|------------------|-----------------------|------------------------|-----|------|-----|------|
| f _{max} | | | 200 | | | MHz |
| ^t PLH | CLKAB | В | 2.2 | 4 | 5.9 | no |
| ^t PHL | CLIVAB | Ь | 2.1 | 4 | 6.1 | ns |
| ^t PLH | | В | 1.9 | 3.4 | 5.2 | ns |
| ^t PHL | OEAB | Ь | 1.7 | 3.1 | 5.1 | 115 |
| Slew rate | Both tra | Both transitions | | | | V/ns |
| t _r | Transition time, B ou | tputs (0.6 V to 1.3 V) | 0.6 | 1.3 | 2.6 | ns |
| tf | Transition time, B ou | tputs (1.3 V to 0.6 V) | 0.4 | 1.3 | 3 | ns |
| ^t PLH | CLKBA | Δ. | 1.8 | 3.5 | 5.1 | |
| ^t PHL | CLRBA | A | 1.7 | 3.3 | 4.9 | ns |
| ^t en | OF DA | ^ | 1.3 | 2.9 | 4.8 | no |
| ^t dis | - OEBA | Α | 2 | 3.2 | 5 | ns |

 $[\]uparrow$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION V_{TT} = 1.5 V, V_{REF} = 1 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGE OPTION ADDENDUM

25-Feb-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins P | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|----------------|-------------------------|------------------|------------------------------|
| SN74GTL16923DGGR | ACTIVE | TSSOP | DGG | 64 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-1-250C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated