CD74FCT653,

Data sheet acquired from Harris Semiconductor SCHS263

- Buffered Inputs
- Typical Propagation Delay: 6.8 ns at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- CD74FCT653
- Inverting
- CD74FCT654
- Non-Inverting
- SCR Latchup Resistant BiCMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S
- 64mA Output Sink Current
- Output Voltage Swing Limited to 3.7V at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Controlled Output Edge Rates
- Input/Output Isolation to $\mathrm{V}_{\mathrm{CC}}$
- BiCMOS Technology with Low Quiescent Power


## Ordering Information

| PART NUMBER | TEMP. RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. <br> NO. |
| :---: | :---: | :---: | :---: |
| CD74FCT653EN | 0 to 70 | 24 Ld PDIP | E24.3 |
| CD74FCT654EN | 0 to 70 | 24 Ld PDIP | E24.3 |
| CD74FCT653M | 0 to 70 | 24 Ld SOIC | M24.3 |
| CD74FCT654M | 0 to 70 | 24 Ld SOIC | M24.3 |

NOTE: When ordering the suffix M packages, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

## Description

The CD74FCT653 and CD74FCT654 octal bus transceivers/registers use a small geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below $\mathrm{V}_{\mathrm{CC}}$. This resultant lowering of output swing ( 0 V to 3.7 V ) reduces power bus ringing (a source of EMI) and minimizes $\mathrm{V}_{\mathrm{CC}}$ bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 64 mA .
The CD74FCT653 is an inverting type having open drains on the A output and three state outputs on the B side. The CD74FCT654 differs only in that it is a noninverting type. These devices consist of bus transceiver circuits, D-Type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output Enables OEAB and $\overline{O E B A}$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data and a HIGH selects stored data. The following examples demonstrate the four fundamental bus management functions that can be performed with the octal bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low to high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-Type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

## Pinouts



## CD74FCT654 <br> (PDIP, SOIC) <br> TOP VIEW



Data sheet acquired from Harris Semiconductor
SCHS263

## Functional Diagram



TRUTH TABLE

| INPUTS |  |  |  |  |  | DATA I/O |  | OPERATION OR FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | $\overline{\text { OEBA }}$ | CAB | CBA | SAB | SBA | A0 THRU A7 | B0 THRU B7 | CD74FCT653 | CD74FCT654 |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\underset{\uparrow}{\mathrm{H} \text { or } \mathrm{L}}$ | H or L $\uparrow$ | $\begin{aligned} & \bar{X} \\ & X \end{aligned}$ | $\begin{aligned} & \bar{X} \\ & X \end{aligned}$ | Input Input | Input Input | Isolation (Note 1) Store A and B Data | Isolation (Note 1) Store A and B Data |
| $\begin{aligned} & \hline \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\uparrow$ | $\underset{\uparrow}{\mathrm{H} \text { or } \mathrm{L}}$ | $\begin{gathered} X \\ X(3) \end{gathered}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | Input Input | Unspecified (2) Output | Store A, Hold B <br> Store A in both registers | Store A, Hold B <br> Store A in both registers |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \bar{X} \\ & L \end{aligned}$ | $\underset{\uparrow}{\mathrm{H} \text { or } \mathrm{L}}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{X}(3) \end{gathered}$ | Unspecified (2) Output | Input Input | Hold A, Store B Store B in both registers | Hold A, Store B Store B in both registers |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or L } \end{gathered}$ | $\begin{aligned} & \bar{X} \\ & X \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Output Output | Input Input | Real-Time $\bar{B}$ Data to A Bus Stored $\bar{B}$ Data to A Bus | Real-Time B Data to A Bus Stored B Data to A Bus |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} X \\ H \text { or } L \end{gathered}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \hline \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | Input Input | Output Output | Real-Time $\bar{A}$ Data to B Bus Stored $\bar{A}$ Data to B Bus | Real-Time A Data to B Bus Stored A Data to B Bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored $\bar{A}$ Data to B Bus Stored $\bar{B}$ Data to A Bus | Stored A Data to B Bus Stored B Data to A Bus |

NOTES:

1. To prevent excess currents in the High-Z (isolation) modes, all $\mathrm{I} / \mathrm{O}$ terminals should be terminated with $10 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ resistors.
2. The data output functions may be enabled or disabled by various signals at the OEAB or $\overline{O E B A}$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
3. Select control = L; clocks can occur simultaneously. Select control $=\mathrm{H}$; clocks must be staggered in order to load both registers.

## IEC Logic Symbols



| Absolute Maximum Ratings |  |
| :---: | :---: |
| DC Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) | -0.5V to 6V |
| DC Diode Current, $\mathrm{I}_{\mathrm{IK}}$ (For $\mathrm{V}_{\mathrm{I}}<-0.5 \mathrm{~V}$ ) | $-20 \mathrm{~mA}$ |
| DC Output Diode Current, $\mathrm{I}_{\mathrm{OK}}$ (for $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ ) | -50mA |
| DC Output Sink Current per Output Pin, IO | 70 mA |
| DC Output Source Current per Output Pin, IO. | -30mA |
| DC V CC Current (lcc) | 140 mA |
| DC Ground Current (IGND) | 528mA |


DC Output Diode Current, $\mathrm{I}_{\mathrm{OK}}$ (for $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ ) . . . . . . . . . . . -50 mA
DC Output Source Current per Output Pin, IO . . . . . . . . . . . . . 30 mA
DC VCC Current (ICC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140mA
DC Ground Current (IGND). . . . . . . . . . . . . . . . . . . . . . . . . . . . 528mA

## Thermal Information

| Thermal Resistance (Typical, Note 4) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package | 75 |
| SOIC Package | 75 |
| Maximum Junction Temperature | $.150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | ${ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering (SOIC-Lead Tips Only) | . $300^{\circ} \mathrm{C}$ |

## Operating Conditions

Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$. $\qquad$ $.0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Supply Voltage Range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . 4.75 V to 5.25 V
DC Input Voltage, $\mathrm{V}_{1}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to $\mathrm{V}_{\mathrm{CC}}$

Input Rise and Fall Slew Rate, dt/dv
0 to $10 \mathrm{~ns} / \mathrm{V}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathrm{Max}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Min}=4.75 \mathrm{~V}$

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | AMBIENT TEMPERATURE ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C}$ |  |  |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | MAX | MIN | MAX |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 4.75 to 5.25 | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 4.75 to 5.25 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$ | -15 | Min | 2.4 | - | 2.4 | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 64 | Min | - | 0.55 | - | 0.55 | V |
| High Level Input Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{V}_{\text {CC }}$ |  | Max | - | 0.1 | - | 1 | $\mu \mathrm{A}$ |
| Low Level Input Current | IIL | GND |  | Max | - | -0.1 | - | -1 | $\mu \mathrm{A}$ |
| Three-State Leakage Current | lozh | $\mathrm{V}_{\mathrm{CC}}$ |  | Max | - | 0.5 | - | 10 | $\mu \mathrm{A}$ |
|  | lozl | GND |  | Max | - | -0.5 | - | -10 | $\mu \mathrm{A}$ |
| Input Clamp Voltage | $\mathrm{V}_{\mathrm{IK}}$ | $\mathrm{V}_{\mathrm{CC}} \text { or }$ GND | -18 | Min | - | -1.2 | - | -1.2 | V |
| Short Circuit Output Current (Note 5) | los | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=0 \\ \mathrm{~V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ |  | Max | -60 | - | -60 | - | mA |
| Quiescent Supply Current, MSI | $I_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}} \text { or }$ GND | 0 | Max | - | 8 | - | 80 | $\mu \mathrm{A}$ |
| Additional Quiescent Supply Current per Input Pin <br> TTL Inputs High, 1 Unit Load | ${ }^{\text {a }}$ CC | $\begin{gathered} 3.4 \mathrm{~V} \\ \text { (Note 6) } \end{gathered}$ |  | Max | - | 1.6 | - | 1.6 | mA |

NOTES:
5. Not more than one output should be shorted at one time. Test duration should not exceed 100 ms .
6. Inputs that are not measured are at VCC or GND.
7. FCT Input Loading: All inputs are 1 unit load. Unit load is $\Delta \mathrm{I}_{\mathrm{CC}}$ limit specified in Static Characteristics Chart, e.g., 1.6 mA Max at $70^{\circ} \mathrm{C}$.

CD74FCT653, CD74FCT654
Switching Specifications Over Operating Range $t_{r}, t_{f}=2.5 \mathrm{~ns}, C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}$ (Figures 3,4)

| PARAMETER |  | SYMBOL | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $\begin{gathered} 25^{\circ} \mathrm{C} \\ \hline \text { TYP } \end{gathered}$ | $0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| Propagation Delays |  |  |  |  |  |  |  |
| Stored $\mathrm{An} \rightarrow \overline{\mathrm{Bn}}$ | CD74FCT653 | $t_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | 5 | 6.8 | 2 | 9 | ns |
| Stored $\mathrm{An} \rightarrow \mathrm{Bn}$ | CD74FCT654 | $t_{\text {PLH }}$, tPHL | 5 | 6.8 | 2 | 9 | ns |
| Stored $\overline{\mathrm{Bn}} \rightarrow \mathrm{An}$ | CD74FCT653 | tPZL | 5 | 6 | 2 | 8 | ns |
|  |  | tpLZ | 5 | 6.8 | 2 | 9 | ns |
| Stored $\mathrm{Bn} \rightarrow \mathrm{An}$ | CD74FCT654 | tpzL, $^{\text {t PLZ }}$ | 5 | 6.8 | 2 | 9 | ns |
| $\mathrm{An} \rightarrow \overline{\mathrm{Bn}}$ | CD74FCT653 | $\mathrm{t}_{\text {PLH }}$, tPHL | 5 | 6 | 2 | 8 | ns |
| $\mathrm{An} \rightarrow \mathrm{Bn}$ | CD74FCT654 | $\mathrm{t}_{\text {PLH }}$, tPHL | 5 | 6.8 | 2 | 9 | ns |
| $\overline{\mathrm{Bn}} \rightarrow \mathrm{An}$ | CD74FCT653 | $t_{\text {PZL }}$ | 5 | 6 | 2 | 8 | ns |
|  |  | tplZ | 5 | 6.8 | 2 | 9 | ns |
| $\mathrm{Bn} \rightarrow \mathrm{An}$ | CD74FCT654 | tpll $^{\text {, tPLZ }}$ | 5 | 6.8 | 2 | 9 | ns |
| Select to Data (B Bus) | CD74FCT653, CD74FCT654 | ${ }_{\text {tPLH }}$, tPHL | 5 | 8.3 | 2 | 11 | ns |
| Select to Data (A Bus) | CD74FCT653 | $t_{\text {PZL }}$ | 5 | 6 | 2 | 8 | ns |
|  |  | tplz | 5 | 6.8 | 2 | 9 | ns |
| Select to Data (A Bus) | CD74FCT654 | tpzL, $^{\text {tPLZ }}$ | 5 | 6.8 | 2 | 9 | ns |
| Three-State Enabling Times (B Bus), Bus to Output or Register to Output | CD74FCT653 | tpZL, tpzH | 5 | 10.5 | 2 | 14 | ns |
|  | CD74FCT654 | $t_{\text {PZL }}$, tPZH | 5 | 11.3 | 2 | 15 | ns |
| Three-State Disabling Time (B Bus), Bus to Output or Register to Output | CD74FCT653 | tpLZ, tpzH | 5 | 6.8 | 2 | 9 | ns |
|  | CD74FCT654 | $t_{\text {PLZ }}$, tPZH | 5 | 6.8 | 2 | 9 | ns |
| Off State Enabling Times (A Bus), Bus to Output or Register to Output | CD74FCT653 | tpZL | 5 | 10.5 | 2 | 14 | ns |
|  | CD74FCT654 | tPZL | 5 | 11.3 | 2 | 15 | ns |
| Off State Disabling Time (A Bus), Bus to Output or Register to Output | CD74FCT653 | tpLZ | 5 | 6.8 | 2 | 9 | ns |
|  | CD74FCT654 | tpLZ | 5 | 6.8 | 2 | 9 | ns |

Prerequisite for Switching $t_{r}, t_{f}=2.5 n s, C_{L}=50 p F, R_{L}$ (Figures 3, 4)

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX |  |
| Maximum Frequency (B Side as Outputs) | $\mathrm{f}_{\text {MAX }}$ | $\begin{gathered} 5 \\ (\text { Note 8) } \end{gathered}$ | - | 80 | - | MHz |
| Data to Clock Setup Time | tsu | 5 | - | 4 | - | ns |
| Data to Clock Hold Time | $t_{H}$ | 5 | - | 2 | - | ns |
| Clock Pulse Width | tw | 5 | - | 6 | - | ns |

Switching $\quad t_{r}, t_{f}=2.5 n s, C_{L}=50 \mathrm{pF}, R_{L}$ (Figures 3, 4)

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $70{ }^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX |  |
| Power Dissipation Capacitance | CPD | - | - | - | - | pF |
| Min (Valley) $\mathrm{V}_{\mathrm{OH}}$ (B Side) During Switching of Other Outputs (Output Under Test Not Switching) | VOHV <br> (Figure 1) | 5 | 0.5 | - | - | V |
| Max (Peak) $\mathrm{V}_{\mathrm{OL}}$ During Switching of Other Outputs (Output Under Test Not Switching) | Volp <br> (Figure 1) | 5 | 1 | - | - | V |
| Input Capacitance | $\mathrm{C}_{1}$ | - | - | - | 10 | pF |
| Three-State Output Capacitance (B Side) | $\mathrm{Co}_{0}$ | - | - | - | 15 | pF |
| Off-State Output Capacitance (A Side) | $\mathrm{C}_{0}$ | - | - | - | 15 | pF |

## NOTES:

8. 5 V : minimum is at 4.75 V for $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, typical is at 5 V .
9. $\mathrm{C}_{\text {PD }}$, measured per flip-flop, is used to determine the dynamic power consumption. PD (per package) $=V_{C C} I_{C C}+\Sigma\left(V_{C C}{ }^{2} f_{I} C_{P D}+V_{O}^{2} f_{O} C_{L}+V_{C C} \Delta I_{C C} D\right)$ where:
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage
$\Delta \mathrm{I}_{\mathrm{CC}}=$ flow through current x unit load
$C_{L}=$ output load capacitance
D = duty cycle of input high
$\mathrm{f}_{\mathrm{O}}=$ output frequency
$\mathrm{f}_{\mathrm{l}}=$ input frequency

## Test Circuits and Waveforms



NOTE:
10. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{OUT}} \leq 50 \Omega$; $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$.

FIGURE 1. TEST CIRCUIT

FIGURE 2. SETUP, HOLD, AND RELEASE TIMING


SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| t $_{\text {PLZ }}$, t $_{\text {PZL }}$, Open Drain | Closed |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance, includes jig and probe capacitance.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance, should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of the Pulse Generator.
$\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V .
Input: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$ ( $10 \%$ to $90 \%$ ), unless otherwise specified


FIGURE 3. PULSE WIDTH

## Test Circuits and Waveforms (Continued)



FIGURE 4. ENABLE AND DISABLE TIMING


FIGURE 5. PROPAGATION DELAY


NOTES:
11. $\mathrm{V}_{\mathrm{OLP}}$ is measured with respect to a ground reference near the output under test. $\mathrm{V}_{\mathrm{OHV}}$ is measured with respect to $\mathrm{V}_{\mathrm{OH}}$.
12. Input pulses have the following characteristics:
$P_{R R} \leq 1 M H z, t_{r}=2.5 n s, t_{f}=2.5 \mathrm{~ns}$, skew 1 ns .
13. R.F. fixture with 700 MHz design rules required. IC should be soldered into test board and bypassed with $0.1 \mu \mathrm{~F}$ capacitor. Scope and probes require 700 MHz bandwidth.

FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

