

Data sheet acquired from Harris Semiconductor SCHS133

# *CD74HC42, CD74HCT42*

High Speed CMOS Logic BCD To Decimal Decoder (1 of 10)

August 1997

#### **Features**

- · Buffered Inputs and Outputs
- Typical Propagation Delay: 12ns at V<sub>CC</sub> = 5V, C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

## Description

The Harris CD74HC42, CH74HCT42 BCD-to-Decimal Decoders utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL decoders with the low power consumption of standard CMOS integrated circuits. These devices have the capability of driving 10 LSTLL loads and are compatible with the standard 74LS logic family. One of ten outputs (low on select) is selected in accordance with the BCD input. Non-valid BCD inputs result in none of the outputs being selected (all outputs are high).

## Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC42E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT42E	-55 to 125	16 Ld PDIP	E16.3
CD74HC42M	-55 to 125	16 Ld SOIC	M16.15

#### NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

#### **Pinout**

CD74HC42, CD74HCT42 (PDIP, SOIC) TOP VIEW



# Functional Diagram



# TRUTH TABLE

	INP	UTS			OUTPUTS									
А3	A2	<b>A</b> 1	Α0	Y0	<u>Y1</u>	<u> 72</u>	<u> 73</u>	<u>¥4</u>	<u> </u>	<u>¥6</u>	<u>77</u>	<u>78</u>	<u>Y9</u>	
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	
L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	
L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	
L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	
L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	
Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	
Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	

NOTE: H = High Voltage Level, L = Low Voltage Level

# **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0.	5V to 7V
DC Input Diode Current, I <sub>IK</sub>	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	.±20mA
DC Output Diode Current, IOK	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	.±20mA
DC Output Source or Sink Current per Output Pin, IO	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	.±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub>	.±50mA

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	θ <sub>JA</sub> (°C/W)
PDIP Package	90
SOIC Package	190
Maximum Junction Temperature	150 <sup>o</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

# **Operating Conditions**

Temperature Range (T <sub>A</sub> )55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

3.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# **DC Electrical Specifications**

		TE: CONDI		V <sub>CC</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(S)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	VoH	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWOO LOAGS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE LOGUS			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OWIGO Edads			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output	7		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
I I L Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	IĮ	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	lcc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μΑ

# DC Electrical Specifications (Continued)

			TEST CONDITIONS			25°C		-40°C T	O 85°C	-55°C T		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES		-										
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	Ī	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	Voн	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	=	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	=	0.26	=	0.33	-	0.4	V
Input Leakage Current	lį	V <sub>CC</sub> and GND	0	5.5	-		±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	Δl <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

NOTE: For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
All	1

NOTE: Unit Load is  $\Delta I_{\hbox{CC}}$  limit specified in DC Electrical Table, e.g. 360µA max at 25°C.

# Switching Specifications Input $t_r$ , $t_f = 6ns$

		TEST		25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES									_	_	
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	150	-	190	-	225	ns
Input to Y (Figure 1)			4.5	-	-	30	-	38	-	45	ns
			6	-	-	26	-	33	-	38	ns
Any Input to ₹	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 15pF	5	-	12	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	-	10	-	10	-	10	pF

# Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

		TEST			25°C		-40 <sup>0</sup> ( 85	ото °С		C TO 5°C		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	65	-	-	-	-	-	pF	
HCT TYPES	HCT TYPES											
Propagation Delay, Input to Y (Figure 2)	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	44	-	53	ns	
Any Input to $\overline{Y}$	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 15pF	5	-	14	-	-	-	-	-	ns	
Output Transition Time (Figure 2)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns	
Input Capacitance	C <sub>IN</sub>	-	-	-	-	10	-	10	-	10	pF	
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	-	70	-	-	-	-	-	pF	

#### NOTES:

- 4.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per package.
- 5.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where:  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

# Test Circuits and Waveforms




FIGURE 5. HCT TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC

1.3V

GND

t<sub>r</sub> = 6ns -

**INVERTING** 

OUTPUT

INPUT

t<sub>THL</sub>

FIGURE 4. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated