

Data sheet acquired from Harris Semiconductor SCHS196

CD74HC688, CD74HCT688

High Speed CMOS Logic 8-Bit Magnitude Comparator

September 1997

Features

- Cascadable
- Fanout (Over Temperature Range)
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The Harris CD74HC688 and CD74HCT688 are 8-bit magnitude comparators designed for use in computer and logic applications that require the comparison of two 8-bit binary words. When the compared words are equal the output (Y) is low and can be used as the enabling input for the next device in a cascaded application.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC688E	-55 to 125	20 Ld PDIP	E20.3
CD74HCT688E	-55 to 125	20 Ld PDIP	E20.3
CD74HC688M	-55 to 125	20 Ld SOIC	M20.3
CD74HCT688M	-55 to 125	20 Ld SOIC	M20.3
CD54HC688	-55 to 125	Wafer	

NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

CD74HC688, CD74HCT688 (PDIP, SOIC) TOP VIEW

20 V_{CC} Ē A0 19 Y B0 18 B7 17 A7 Α1 В1 16 B6 15 A6 A2 14 B5 B2 13 A5 A3 9 12 B4 B3 GND 10 11 A4


Functional Diagram



TRUTH TABLE

INP	UTS	OUPUTS
A, B	Ē	Y
A = B	L	L
A≠B	L	Н
Х	Н	Н

NOTES: H = High Voltage Level, L = Low Voltage Level, X = Don't Care



Absolute Maximum Ratings

DC Supply Voltage, V $_{CC}$... -0.5V to 7V DC Input Diode Current, I $_{IK}$ For V $_{I}$ < -0.5V or V $_{I}$ > V $_{CC}$ + 0.5V ... ± 20 mA DC Output Diode Current, I $_{OK}$ For V $_{O}$ < -0.5V or V $_{O}$ > V $_{CC}$ + 0.5V ... ± 20 mA DC Output Source or Sink Current per Output Pin, I $_{O}$ For V $_{O}$ > -0.5V or V $_{O}$ < V $_{CC}$ + 0.5V ... ± 25 mA DC V $_{CC}$ or Ground Current, I $_{CC}$ or I $_{GND}$... ± 50 mA

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (°C/W)
PDIP Package	125
SOIC Package	
Maximum Junction Temperature	150 ^o C
Maximum Storage Temperature Range6	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V _I , V _O
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

		TEST CONDITIONS		v _{cc}	25°C			-40°C TO 85°C		-55°C TO 125°C				
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HC TYPES														
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V		
Voltage				4.5	3.15	•	-	3.15	-	3.15	-	V		
				6	4.2	•	-	4.2	-	4.2	-	V		
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V		
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V		
				6	-	-	1.8	-	1.8	-	1.8	V		
High Level Output	V _{OH}	V _{IH} or V _{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V		
Omeo Edudo			-0.02	6	5.9	-	-	5.9	-	5.9	-	V		
High Level Output	1		-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V		
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V		
Low Level Output	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V		
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V		
						0.02	6	-	-	0.1	-	0.1	-	0.1
Low Level Output			-	-	-	-	-	-	-	-	-	V		
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V		
TTE LOADS			5.2	6	-	-	0.26	-	0.33	-	0.4	V		
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ		
Quiescent Device Current	lcc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μΑ		

DC Electrical Specifications (Continued)

		TEST CONDITIONS		V _{CC}	25°C			-40°C T	O 85°C	-55°C T			
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
HCT TYPES													
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V	
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V	
High Level Output Voltage CMOS Loads	Voн	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V	
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V	
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	=	0.1	-	0.1	V	
Low Level Output Voltage TTL Loads			4	4.5	-	=	0.26	=	0.33	-	0.4	V	
Input Leakage Current	lį	V _{CC} and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА	
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА	
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI _{CC} (Note)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ	

NOTE: For dual-supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
Enable	0.7
Data Inputs	0.35

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Switching Specifications Input $t_{\text{r}}, \, t_{\text{f}} = 6 \text{ns}$

		TEST		25°C			-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	ν _{cc} (۷)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay (Figure 1)	t _{PLH} ,	C _L = 50pF	2	-	-	170	-	210	-	255	ns
An to Output	t _{PHL}		4.5	-	-	34	-	42	-	51	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	29	-	36	-	43	ns
Bn to Output	t _{PLH} ,	C _L = 50pF	2	-	-	170	-	210	-	255	ns
	t _{PHL}		4.5	-	-	34	-	42	-	51	ns
		C _L =15pF	5	-	14	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	29	-	36	-	43	ns

Switching Specifications Input t_r , $t_f = 6ns$ (Continued)

		TEST	v _{cc}		25°C			-40°C TO 85°C		-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
E to Output	t _{PLH} ,	C _L = 50pF	2	-	-	120	-	150	-	180	ns
	t _{PHL}		4.5	-	-	24	-	30	-	36	ns
		C _L =15pF	5	-	9	-	-	-	-	-	ns
		C _L = 50pF	6	-	-	20	-	26	-	30	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	C _L =15pF	5	-	22	-	-	-	-	-	pF
HCT TYPES						•					
Propagation Delay (Figure 1)	t _{PLH} ,	C _L = 50pF	4.5	-	-	34	-	42	-	51	ns
An to Output	t _{PHL}	C _L =15pF	5	-	14	-	-	-	-	-	ns
Bn to Output	t _{PLH} ,	C _L = 50pF	4.5	-	-	34	-	42	-	51	ns
	t _{PHL}	C _L =15pF	5	-	14	-	-	-	-	-	ns
E to Output	t _{PLH,}	C _L = 50pF	4.5	-	-	24	-	30	-	36	ns
	^t PHL	C _L =15pF	5	-	9	-	-	-	-	-	ns
Output Transition Time (Figure 1)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C _{PD}	C _L =15pF	5	-	22	-	-	-	-	-	pF

NOTES:

- 4. $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per gate.
- 5. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuit and Waveform




FIGURE 1. PROPAGATION DELAY AMD TRANSITION TIMES

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated