SCBS754B – MARCH 2002 – REVISED SEPTEMBER 2003

- Member of the Texas Instruments Widebus+™ Family
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion

GKE OR ZKE PACKAGE (TOP VIEW)

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

$ \begin{array}{c} A \\ B \\ C \\ C$		1	2	3	4	, 5	6	_
C O	A	$\overline{\circ}$	С	С	С	С	С	
D O	в	Ō	Ō	Ō	Ō	Ō	Ō	
E 000000 F 000000 G 000000 J 000000 K 000000 K 000000 N 000000 P 000000 R 000000 R 000000	c	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
F 0000000 G 0000000 H 0000000 J 0000000 K 0000000 M 00000000 N 00000000 P 00000000 R 000000000	D	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
G O	E	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
H 000000 J 000000 K 000000 M 000000 N 000000 P 000000 R 000000	F	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J 000000 K 000000 L 000000 M 000000 P 000000 R 000000	G	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
K O O O O O O O L O O O O O O O M O O O O O O O N O O O O O O O P O O O O O O O R O O O O O O O	н	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
L 000000 M 000000 N 000000 P 000000 R 000000	J	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
M 000000 N 000000 P 000000 R 000000	к	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
N 000000 P 000000 R 000000	L	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
P () () () () () () R () () () () () () () () () () () () ()	м	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	
$\mathbf{R} \bigcirc $	Ν	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	Р	\bigcirc	\bigcirc	\bigcirc	С	\bigcirc	С	
1 000000		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	т	C	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	J
scription/ordering inform		<u> </u>						

terminal assignments

	1	2	3	4	5	6
Α	1Q2	1Q1	1 <mark>OE</mark>	1CLK	1D1	1D2
в	1Q4	1Q3	GND	GND	1D3	1D4
С	1Q6	1Q5	VCC	VCC	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
Е	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	VCC	VCC	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
н	2Q7	2Q8	2 <mark>0E</mark>	2CLK	2D8	2D7
J	3Q2	3Q1	3 <mark>0E</mark>	3CLK	3D1	3D2
κ	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	VCC	VCC	3D5	3D6
М	3Q8	3Q7	GND	GND	3D7	3D8
Ν	4Q2	4Q1	GND	GND	4D1	4D2
Ρ	4Q4	4Q3	VCC	VCC	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
т	4Q7	4Q8	4OE	4CLK	4D8	4D7
		rnal connecti				··

NC - No internal connection

description/ordering information

ORDERING INFORMATION

TA	PACKAGET		T _A PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	LFBGA – GKE		SN74LVTH322374KR	HW374		
-40 C 10 65 C	LFBGA – ZKE (Pb-free)	Tape and reel	74LVTH322374ZKER	HVV374		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

52

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1

SCBS754B - MARCH 2002 - REVISED SEPTEMBER 2003

description/ordering information (continued)

The SN74LVTH322374 is a 32-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as four 8-bit flip-flops, two 16-bit flip-flops, or one 32-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


(************************							
	OUTPUT						
OE	CLK	D	Q				
L	\uparrow	Н	Н				
L	\uparrow	L	L				
L	H or L	Х	Q ₀				
Н	Х	Х	Z				

FUNCTION TABLE (each 8-bit flip-flop)



SN74LVTH322374 3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP

WITH 3-STATE OUTPUTS SCBS754B - MARCH 2002 - REVISED SEPTEMBER 2003



logic diagram (positive logic)



Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high state, VO (see Note 1)	$\dots \dots -0.5$ V to V _{CC} + 0.5 V
Current into any output in the low state, I _O Current into any output in the high state, I _O (see Note 2)	
Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): GKE/ZKE package Storage temperature range, T_{stg}	40°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$. 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCBS754B - MARCH 2002 - REVISED SEPTEMBER 2003

recommended operating conditions (see Note 4)

				MIN	MAX	UNIT
V _{CC}	Supply voltage			2.7	3.6	V
VIH	High-level input voltage					V
VIL	Low-level input voltage				0.8	V
VI	Input voltage				5.5	V
ЮН	High-level output current				-12	mA
IOL	Low-level output current				12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs	enabled		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate			200		μs/V
Т _А	Operating free-air temperature			-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP [†] MAX	UNIT	
VIK		V _{CC} = 2.7 V,	I _I = -18 mA		-1.2	V
VOH		$V_{CC} = 3 V,$	$I_{OH} = -12 \text{ mA}$	2		V
VOL		V _{CC} = 3 V,	I _{OL} = 12 mA		0.8	V
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		10	
	Control inputs	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND		±1	•
l	Data insula		$V_{I} = V_{CC}$		1	μA
	Data inputs	V _{CC} = 3.6 V	$V_{\parallel} = 0$		-5	
loff		$V_{CC} = 0,$	V_{I} or $V_{O} = 0$ to 4.5 V		±100	μΑ
			V _I = 0.8 V	75		
ha is	Data inputs $\frac{V_{CC} = 3 V}{V_{CC} = 3.6 V^{\ddagger},}$	VCC = 3 V	$V_{I} = 2 V$	-75		μA
l(hold)			V _I = 0 to 3.6 V		500 –750	μΑ
IOZH	•	V _{CC} = 3.6 V,	$V_{O} = 3 V$		5	μA
IOZL		V _{CC} = 3.6 V,	$V_{O} = 0.5 V$		-5	μA
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_{O} = 0.5$	V to 3 V, \overline{OE} = don't care		±100	μA
IOZPD		V _{CC} = 1.5 V to 0, V _O = 0.5	V to 3 V, \overline{OE} = don't care		±100	μA
-			Outputs high		0.38	
ICC		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low		10	mA
			Outputs disabled			
∆I _{CC} §	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND			0.2	mA	
Ci		$V_{I} = 3 V \text{ or } 0$			3	pF
Co		$V_{O} = 3 V \text{ or } 0$			9	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.



WITH 3-STATE OUTPUTS SCBS754B – MARCH 2002 – REVISED SEPTEMBER 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			= V _{CC} ± 0.3	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			160		160	MHz
tw	tw Pulse duration, CLK high or low		3		3		ns
t _{su}	Setup time, data before CLK [↑]	High or low	1.8		2		ns
th	Hold time, data after CLK1	High or low	0.8		0.1		ns


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	Vo	CC = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	MAX	
fmax			160			160		MHz
^t PLH	011/	0	2	3.4	5.3		6.2	
^t PHL	CLK	Q	2.2	3.3	4.9		5.1	ns
^t PZH	OE	0	1.8	3.5	5.6		6.9	
tPZL	OE	Q	1.8	3.5	4.9		6	ns
^t PHZ	OE	0	2.4	4.2	5.4		5.7	
^t PLZ	OE	Q	2	3.8	5		5.1	ns
^t sk(o)					0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS754B - MARCH 2002 - REVISED SEPTEMBER 2003



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MO-205 variation CC.
 - D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation CC.

D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated