## SN74CB3T3253 **DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER** 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFT

SCDS148 - OCTOBER 2003

- Output Voltage Translation Tracks V<sub>CC</sub>
- **Supports Mixed-Mode Signal Operation On** All Data I/O Ports
  - 5-V Input Down To 3.3-V Output Level Shift With 3.3-V V<sub>CC</sub>
  - 5-V/3.3-V Input Down To 2.5-V Output Level Shift With 2.5-V V<sub>CC</sub>
- 5-V Tolerant I/Os With Device Powered-Up or Powered-Down
- Bidirectional Data Flow, With Near-Zero **Propagation Delay**
- Low ON-State Resistance (ron) Characteristics ( $r_{on} = 5 \Omega$  Typical)
- **Low Input/Output Capacitance Minimizes** Loading ( $C_{io(OFF)} = 5 pF Typical$ )
- **Data and Control Inputs Provide Undershoot Clamp Diodes**
- **Low Power Consumption**  $(I_{CC} = 20 \mu A Max)$

- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Performance Tested Per JESD 22** 
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- **Supports Digital Applications: Level** Translation, USB Interface, Memory Interleaving, Bus Isolation
- **Ideal for Low-Power Portable Equipment**

#### D, DBQ, DGV, OR PW PACKAGE (TOP VIEW)

			,
10E [	1	U <sub>16</sub>	V <sub>CC</sub>
S1 [	2	15	] 20E
1B4 [	3	14	] S0
1B3 [	4	13	2B4
1B2 [	5	12	] 2B3
1B1 [	6	11	2B2
1A [	7	10	2B1
GND [	8	9	] 2A
			I

#### description/ordering information

The SN74CB3T3253 is a high-speed TTL-compatible FET multiplexer/demultiplexer with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V<sub>CC</sub>. The SN74CB3T3253 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

The SN74CB3T3253 is organized as two 1-of-4 multiplexer/demultiplexers with separate output-enable ( $1\overline{OE}$ , 2OE) inputs. The select (S0, S1) inputs control the data path of each multiplexer/demultiplexer. When OE is low, the associated multiplexer/demultiplexer is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{\rm OE}$  is high, the associated multiplexer/demultiplexer is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### description/ordering information (continued)



NOTE A: If the input high voltage ( $V_{IH}$ ) level is greater than or equal to  $V_{CC}$  – 1 V, and less than or equal to 5.5 V, then the output high voltage ( $V_{OH}$ ) level will be equal to approximately the  $V_{CC}$  voltage level.

Figure 1. Typical DC Voltage-Translation Characteristics

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SOIC - D		SN74CB3T3253D	CDOTOGO	
	201C - D	Tape and reel	SN74CB3T3253DR	CB3T3253	
40004 0500	SSOP (QSOP) – DBQ	Tape and reel	SN74CB3T3253DBQR	KS253	
-40°C to 85°C	TOOOD DW	Tube	SN74CB3T3253PW	VC0F0	
	TSSOP – PW	Tape and reel	SN74CB3T3253PWR	KS253	
	TVSOP - DGV	Tape and reel	SN74CB3T3253DGVR	KS253	


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (each multiplexer/demultiplexer)


	INPUTS		INPUT/OUTPUT	FUNCTION
OE	S1	S0	Α	FUNCTION
L	L	L	B1	A port = B1 port
L	L	Н	B2	A port = B2 port
L	Н	L	В3	A port = B3 port
L	Н	Н	B4	A port = B4 port
Н	Χ	Χ	Z	Disconnect

SCDS148 - OCTOBER 2003

## logic diagram (positive logic)



#### simplified schematic, each FET switch (SW)



<sup>‡</sup>EN is the internal enable signal applied to the switch.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V <sub>CC</sub> (see Note 1)		–0.5 V to 7 V
Control input voltage range, V <sub>IN</sub> (see Notes 1 a	and 2)	0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2,	and 3)	0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)		–50 mA
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O} < 0$ )		–50 mA
ON-state switch current, I <sub>I/O</sub> (see Note 4)		
Continuous current through V <sub>CC</sub> or GND termin	nals	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 5):	: D package	73°C/W
	DBQ package	90°C/W
	DGV package	120°C/W
	PW package	108°C/W
Storage temperature range, T <sub>stq</sub>		. −65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3.  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .
  - 4. I<sub>I</sub> and I<sub>O</sub> are used to denote specific conditions for I<sub>I/O</sub>.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 6)

		MIN	MAX	UNIT
Vcc	Supply voltage	2.3	3.6	V
V <sub>IH</sub> High-level c	$V_{CC} = 2.3 \text{ V}$ to 2.7 V	1.7	5.5	V
	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	0.7	.,
VIL	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	0.8	V
V <sub>I/O</sub>	V <sub>I/O</sub> Data input/output voltage		5.5	V
TA			85	°C

NOTE 6: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74CB3T3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER

SCDS148 - OCTOBER 2003

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
VIK		V <sub>CC</sub> = 3 V, I <sub>I</sub> = -18 mA				-1.2	V
Vон		See Figures 3 and 4					
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 3.6 V to 5.5 V or GND				±10	μΑ
		V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20	
l <sub>i</sub>		Switch ON,	$V_{I} = 0.7 \text{ V to V}_{CC} - 0.7 \text{ V}$			-40	μΑ
		$V_{IN} = V_{CC}$ or GND	$V_{I} = 0 \text{ to } 0.7 \text{ V}$			±5	
l <sub>OZ</sub> ‡		$\begin{split} &V_{CC}=3.6 \text{ V},\\ &V_{O}=0 \text{ to } 5.5 \text{ V},\\ &V_{I}=0,\\ &\text{Switch OFF},\\ &V_{IN}=V_{CC} \text{ or GND} \end{split}$				±10	μΑ
l <sub>off</sub>		$V_{CC} = 0,$ $V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0,$				10	μА
lcc		$V_{CC} = 3.6 \text{ V},$ $I_{I/O} = 0,$	V <sub>I</sub> = V <sub>CC</sub> or GND			20	_
		Switch ON or OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND	V <sub>I</sub> = 5.5 V			20	μΑ
ΔlCC§	Control inputs	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				300	μΑ
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V},$ $V_{IN} = V_{CC} \text{ or GND}$			3		pF
_	A port	V <sub>CC</sub> = 3.3 V, V <sub>I/O</sub> = 5.5 V, 3.3 V, or GND,			12		_
C <sub>io(OFF)</sub>	B port	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			5		pF
	A nort		$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$		10		
C:-/ON)	A port B port	Switch ON,	$V_{I/O} = GND$		22		pF
C <sub>io(ON)</sub>			V <sub>I/O</sub> = 5.5 V or 3.3 V		4		PF
	F		$V_{I/O} = GND$	22			<del>                                     </del>
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V},$	I <sub>O</sub> = 24 mA		5	8	-
$r_{on}\P$		$V_I = 0$	I <sub>O</sub> = 16 mA		5	8	
.011		V <sub>CC</sub> = 3 V,	I <sub>O</sub> = 64 mA		5	7	
		V <sub>I</sub> = 0	I <sub>O</sub> = 32 mA		5	7	

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. † All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

<sup>¶</sup> Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

# SN74CB3T3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER SCDS148 - OCTOBER 2003

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM	TO	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT) MIN MAX MIN MA		MAX			
t <sub>pd</sub> †	A or B	B or A		0.15		0.25	ns
<sup>t</sup> pd(s)	S	A	1	10.5	1	8	ns
	S	В	1	10	1	8	
<sup>t</sup> en	ŌĒ	A or B	1	8.5	1	8	ns
,	S	В	1	7.5	1	8.5	
<sup>t</sup> dis	ŌĒ	A or B	1	6.5	1	8	ns

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




SCDS148 - OCTOBER 2003

#### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	S1	RL	VI	CL	${f v}_{\Delta}$
tpd(s)	2.5 V $\pm$ 0.2 V	Open	500 Ω	3.6 V or GND	30 pF	
β(ο)	3.3 V $\pm$ 0.3 V	Open	500 Ω	5.5 V or GND	50 pF	
tpLZ/tpZL	2.5 V $\pm$ 0.2 V	2×VCC	500 Ω	GND	30 pF	0.15 V
PLZ/PZL	3.3 V $\pm$ 0.3 V	2×V <sub>CC</sub>	500 Ω	GND	50 pF	0.3 V
4	2.5 V ± 0.2 V	Open	500 Ω	3.6 V	30 pF	0.15 V
tPHZ/tPZH	3.3 V $\pm$ 0.3 V	Open	500 Ω	5.5 V	50 pF	0.3 V



NOTES: B. C<sub>L</sub> includes probe and jig capacitance.

- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5 \text{ ns.}$
- E. The outputs are measured one at a time with one transition per measurement.
- F. tpLZ and tpHZ are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- I. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



## SCDS148 – OCTOBER 2003

#### **TYPICAL CHARACTERISTICS**





Figure 3. Data Output Voltage vs Data Input Voltage



SCDS148 - OCTOBER 2003

#### **TYPICAL CHARACTERISTICS (continued)**



#### **OUTPUT VOLTAGE HIGH**




Figure 4. V<sub>OH</sub> Values

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



#### DBQ (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-137.



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated