

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 9.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Internal Look Ahead for Fast Counting
- Carry Output for n-Bit Cascading

- Synchronous Counting
- Synchronously Programmable
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LV163A . . . J OR W PACKAGE SN74LV163A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN74LV163A . . . RGY PACKAGE (TOP VIEW)



SN54LV163A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

ORDERING INFORMATION

| TA | PACKA | GEŤ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|--------------|--------------------------|---------------------|
| | QFN – RGY | Reel of 1000 | SN74LV163ARGYR | LV163A |
| | 0010 D | Tube of 40 | SN74LV163AD | 11/4004 |
| | SOIC – D | Reel of 2500 | SN74LV163ADR | LV163A |
| | SOP – NS | Reel of 2000 | SN74LV163ANSR | 74LV163A |
| -40°C to 85°C | SSOP – DB | Reel of 2000 | SN74LV163ADBR | LV163A |
| | | Tube of 90 | SN74LV163APW | |
| | TSSOP - PW | Reel of 2000 | SN74LV163APWR | LV163A |
| | | Reel of 250 | SN74LV163APWT | |
| | TVSOP – DGV | Reel of 2000 | SN74LV163ADGVR | LV163A |
| | CDIP – J | Tube of 25 | SNJ54LV163AJ | SNJ54LV163AJ |
| –55°C to 125°C | CFP – W | Tube of 150 | SNJ54LV163AW | SNJ54LV163AW |
| | LCCC – FK | Tube of 55 | SNJ54LV163AFK | SNJ54LV163AFK |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54LV163A, SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTERS

SCLS405E - APRIL 1998 - REVISED DECEMBER 2004

description/ordering information (continued)

The 'LV163A devices are 4-bit synchronous binary counters designed for 2-V to 5.5-V V_{CC} operation.

These synchronous, presettable counters feature an internal carry look ahead for application in high-speed counting designs. The 'LV163A devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'LV163A devices is synchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low after the next low-to-high transition of CLK, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to $\overline{\text{CLR}}$ to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP, ENT, and a ripple-carry output (RCO) are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with Q_A high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text{LOAD}}$) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE

| | II. | NPUTS | | | | OUTI | PUTS | | |
|-----|------|-------|-----|-----|-----------|-------|----------|-------|--------------|
| CLR | LOAD | ENP | ENT | CLK | QA | QB | QC | QD | FUNCTION |
| L | Х | Χ | Χ | Χ | L | L | L | L | Reset to "0" |
| Н | L | Χ | Χ | | Α | В | С | D | Preset data |
| Н | Н | X | L | | | No ch | nange | | No count |
| Н | Н | L | Χ | | No change | | No count | | |
| Н | Н | Н | Н | | Count up | | | Count | |
| Н | X | Χ | Χ | | | No ch | nange | | No count |




logic diagram (positive logic)



[†] For simplicity, routing of complementary signals \overline{LD} and \overline{CK} is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

Pin numbers shown are for the D, DB, DGV, J, NS, PW, RGY, and W packages.

logic diagram, each D/T flip-flop (positive logic)




 $^{^\}dagger$ The origins of $\overline{\text{LD}}$ and $\overline{\text{CK}}$ are shown in the overall logic diagram of the device.



typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (synchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SN54LV163A, SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTERS

SCLS405E - APRIL 1998 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range applied in high or low state, V_O (see Notes 1 and 2) Voltage range applied to any output in the power-off state, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 3): D package (see Note 3): DB package (see Note 3): DGV package (see Note 3): NS package | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ |
|--|--|
| | |
| · · · · · · · · · · · · · · · · · · · | |
| (see Note 3): PW package | |
| (see Note 4): RGY package | 39°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



recommended operating conditions (see Note 5)

| | | | SN54L | .V163A | SN74L | V163A | |
|----------|------------------------------------|--|-----------------------|---------------------|----------------------|---------------------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 2 | 5.5 | 2 | 5.5 | V |
| | | V _{CC} = 2 V | 1.5 | | 1.5 | | |
| Maria | High Javalianut valtana | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | V _{CC} × 0.7 | | V _{CC} ×0.7 | | V |
| V_{IH} | High-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | $V_{CC} \times 0.7$ | | $V_{CC} \times 0.7$ | | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | $V_{CC} \times 0.7$ | | $V_{CC} \times 0.7$ | | |
| | | V _{CC} = 2 V | | 0.5 | | 0.5 | |
| Mar | Low lovel input valtage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | $V_{CC} \times 0.3$ | | $V_{CC} \times 0.3$ | V |
| V_{IL} | Low-level input voltage | $V_{CC} = 3 V \text{ to } 3.6 V$ | | $V_{CC} \times 0.3$ | | $V_{CC} \times 0.3$ | V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | .4 | $V_{CC} \times 0.3$ | | $V_{CC} \times 0.3$ | |
| VI | Input voltage | | 0,0 | 5.5 | 0 | 5.5 | V |
| VO | Output voltage | | 0 0 | VCC | 0 | VCC | V |
| | | V _{CC} = 2 V | Q. | -50 | | -50 | μΑ |
| la | High lovel output ourrent | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | -2 | | -2 | |
| ЮН | High-level output current | $V_{CC} = 3 V \text{ to } 3.6 V$ | | -6 | | -6 | mA |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | -12 | | -12 | |
| | | $V_{CC} = 2 V$ | | 50 | | 50 | μΑ |
| 1 | Law law allow to the state of | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 2 | | 2 | |
| lol | Low-level output current | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 6 | | 6 | mA |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 12 | | 12 | |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 200 | | 200 | |
| Δt/Δν | Input transition rise or fall rate | $V_{CC} = 3 V \text{ to } 3.6 V$ | | 100 | | 100 | ns/V |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 20 | | 20 | |
| T_A | Operating free-air temperature | | -55 | 125 | -40 | 85 | °C |

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| 242445752 | TEGT CONDITIONS | | SN5 | 4LV163A | l. | SN74 | ILV163A | | |
|------------------|----------------------------------|--------------|----------------------|---------|------|----------------------|---------|------|------|
| PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| | I _{OH} = -50 μA | 2 V to 5.5 V | V _{CC} -0.1 | | | V _{CC} -0.1 | | | |
| Vou | $I_{OH} = -2 \text{ mA}$ | 2.3 V | 2 | | | 2 | | | ., |
| VOH | $I_{OH} = -6 \text{ mA}$ | 3 V | 2.48 | | | 2.48 | | | V |
| | I _{OH} = -12 mA | 4.5 V | 3.8 | Š | 4 | 3.8 | | | |
| | I _{OL} = 50 μA | 2 V to 5.5 V | | ,S | 0.1 | | | 0.1 | |
| V - : | I _{OL} = 2 mA | 2.3 V | | Q. | 0.4 | | | 0.4 | V |
| VOL | I _{OL} = 6 mA | 3 V | | 5 | 0.44 | | | 0.44 | V |
| | I _{OL} = 12 mA | 4.5 V | 5,. | 5 | 0.55 | | | 0.55 | |
| lį | V _I = 5.5 V or GND | 0 to 5.5 V | 20% | | ±1 | | | ±1 | μΑ |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | Q. | | 20 | | | 20 | μΑ |
| l _{off} | V_I or $V_O = 0$ to 5.5 V | 0 | | | 5 | | | 5 | μΑ |
| Ci | $V_I = V_{CC}$ or GND | 3.3 V | | 1.8 | | | 1.8 | · | pF |

SN54LV163A, SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTERS

SCLS405E - APRIL 1998 - REVISED DECEMBER 2004

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | SN54L | V163A | SN74LV163A | | |
|----------------|--|-----------------------|--------------------|------|-------|-------|------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _W | Pulse duration, CLK high or low | | 7 | | 7 | | 7 | | ns |
| | | CLR | 6 | | 6 | 4 | 6 | | |
| ١. | 0 | Data (A, B, C, and D) | 7.5 | | 8.5 | 15.11 | 8.5 | | |
| tsu | Setup time before CLK↑ | ENP, ENT | 9.5 | | ্বা | 71. | 11 | | ns |
| | | LOAD low | 10 | | 11.5 | | 11.5 | | |
| th | Hold time, all synchronous inputs after CLK↑ | | 1.5 | | 1.5 | | 1.5 | | ns |

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | SN54L | V163A | SN74LV163A | | |
|-----------------|--|-----------------------|--------------------|------|-------|-------|------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _W | Pulse duration, CLK high or low | | 5 | | 5 | | 5 | | ns |
| | | CLR | 4 | | 4 | 4 | 4 | | |
| | 0 | Data (A, B, C, and D) | 5.5 | | 6.5 | 100 | 6.5 | | |
| t _{su} | Setup time before CLK↑ | ENP, ENT | 7.5 | | 9 | 11. | 9 | | ns |
| | | LOAD low | 8 | | 9.5 | | 9.5 | | |
| t _h | Hold time, all synchronous inputs after CLK↑ | | 1 | | 1 | | 1 | | ns |

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | | | T _A = 2 | 25°C | SN54L | V163A | SN74LV163A | | |
|-----------------|--|-----------------------|--------------------|------|-------|-------|------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _W | Pulse duration, CLK high or low | | 5 | | 5 | | 5 | | ns |
| | | CLR | 3.5 | | 3.5 | 4 | 3.5 | | |
| | Oaton than hatana OLICA | Data (A, B, C, and D) | 4.5 | | 4.5 | J.M | 4.5 | | |
| t _{su} | Setup time before CLK↑ | ENP, ENT | 5 | | 6 | 71. | 6 | | ns |
| | | LOAD low | 5 | | 6 | | 6 | | |
| th | Hold time, all synchronous inputs after CLK↑ | | 1 | | 1 | | 1 | | ns |

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

| DADAMETED | FROM | то | LOAD | Ţ | A = 25°C | ; | SN54L\ | /163A | SN74L | /163A | |
|------------------|---------|----------------------|------------------------|-----|----------|-------|--------|-------|-------|-------|-------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | | C _L = 15 pF | 50* | 115* | | 40* | | 40 | | MHz |
| f _{max} | | | C _L = 50 pF | 30 | 90 | | 25 | | 25 | | IVIHZ |
| | | Q | | | 8.5* | 16.2* | 1* | 19.5* | 1 | 19.5 | |
| | CLK | RCO (count mode) | 0 45 5 | | 9.1* | 17* | 1* | 20.5* | 1 | 20.5 | |
| ^t pd | | RCO (preset mode) | C _L = 15 pF | | 12.1* | 20.6* | 1* (| 24.5* | 1 | 24.5 | ns |
| | ENT | RCO | | | 8.7* | 15.7* | 10 | 19* | 1 | 19 | |
| | | Q | | | 11 | 19.2 | 91 | 22.5 | 1 | 22.5 | |
| | CLK | RCO (count mode) | C _L = 50 pF | | 11.9 | 20 | 1 | 23.5 | 1 | 23.5 | |
| ^t pd | | RCO (preset mode) | | · | 14.6 | 23.6 | 1 | 27.5 | 1 | 27.5 | ns |
| | ENT | RCO | | | 11.7 | 18.7 | 1 | 22 | 1 | 22 | |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

| | FROM | то | LOAD | T, | Δ = 25°C | ; | SN54L | /163A | SN74L | /163A | | |
|------------------|---------|----------------------|----------------------------|--------|----------|-------|-------|-------|-------|-------|---------|----|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT | |
| | | | $C_{L} = 15 pF$ | 80* | 160* | | 70* | | 70 | | N 41 1- | |
| f _{max} | | | $C_L = 50 pF$ | 55 | 125 | | 50 | | 50 | | MHz | |
| | | Q | | | 6.2* | 12.8* | 1* | 15* | 1 | 15 | | |
| | CLK | RCO (count mode) | C: 45 pF | | 6.8* | 13.6* | 1* | 16* | 1 | 16 | | |
| ^t pd | | RCO (preset mode) | C _L = 15 pF | | 8.8* | 17.2* | 1* < | 20* | 1 | 20 | ns | |
| | ENT | RCO | | | 6.5* | 12.3* | 13 | 14.5* | 1 | 14.5 | | |
| | | Q | | | 8 | 16.3 | 91 | 18.5 | 1 | 18.5 | | |
| | CLK | RCO (count mode) | - C _L = 50 pF - | 0 50 5 | | 8.8 | 17.1 | 1 | 19.5 | 1 | 19.5 | ns |
| ^t pd | | RCO (preset mode) | | | 10.7 | 20.7 | 1 | 23.5 | 1 | 23.5 | 115 | |
| | ENT | RCO | | | 8.2 | 15.8 | 1 | 18 | 1 | 18 | | |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

| | FROM | то | LOAD | T, | _A = 25°C | ; | SN54L\ | /163A | SN74L | /163A | | |
|------------------|---------|----------------------|------------------------|------|---------------------|-------|--------|-------|-------|-------|---------|----|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT | |
| £. | | | C _L = 15 pF | 135* | 210* | | 115* | | 115 | | N / L I | |
| f _{max} | | | $C_L = 50 pF$ | 95 | 160 | | 85 | | 85 | | MHz | |
| | | Q | | | 4.7* | 8.1* | 1* | 9.5* | 1 | 9.5 | | |
| | CLK | RCO (count mode) | 0 45 = 5 | | 5.2* | 8.1* | 1* | 9.5* | 1 | 9.5 | | |
| ^t pd | | RCO (preset mode) | C _L = 15 pF | | 6.4* | 10.3* | 1* | 12* | 1 | 12 | ns | |
| | ENT | RCO | | | 4.9* | 8.1* | 13 | 9.5* | 1 | 9.5 | | |
| | | Q | | | 6.1 | 10.1 | 91 | 11.5 | 1 | 11.5 | | |
| | CLK | RCO (count mode) | C _L = 50 pF | | | 6.6 | 10.1 | 1 | 11.5 | 1 | 11.5 | 20 |
| ^t pd | | RCO (preset mode) | | | 7.8 | 12.3 | 1 | 14 | 1 | 14 | ns | |
| | ENT | RCO | | | 6.3 | 10.1 | 1 | 11.5 | 1 | 11.5 | | |

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)


| | DADAMETED | SN | 74LV163 | BA | |
|--------------------|---|------|---------|------|------|
| | PARAMETER | MIN | TYP | MAX | UNIT |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.3 | 0.8 | V |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.2 | -0.8 | V |
| VOH(V) | Quiet output, minimum dynamic VOH | | 3 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2.31 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.99 | V |

NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

| PARAMETER | | TEST CONDITIONS | | VCC | TYP | UNIT |
|-----------|-------------------------------|-------------------------|------------|-------|------|------|
| <u> </u> | Power dissipation capacitance | C _L = 50 pF, | f = 10 MHz | 3.3 V | 23.8 | pF |
| Cpd | | | | 5 V | 26 | |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G16)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.

 This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | | |
|--|--|--|---|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio | |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive | |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband | |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol | |
| Logic | logic.ti.com | Military | www.ti.com/military | |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork | |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security | |
| | | Telephony | www.ti.com/telephony | |
| | | Video & Imaging | www.ti.com/video | |
| | | Wireless | www.ti.com/wireless | |
| Data Converters DSP Interface Logic Power Mgmt | dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com | Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging | www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video | |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated