## 3-Channel Digital Potentiometer with Nonvolatile Memory

Preliminary Technical Data

FEATURES
3 Channels: Dual 512-Position
Single 128-Position
$\mathbf{2 5 K} \Omega$ or $150 \mathrm{~K} \Omega$ Full-Scale Resistance
Low Temperature Coefficient: 35ppm $/{ }^{\circ} \mathrm{C}$
Nonvolatile Memory Retains Wiper Settings
Permanent Memory Write-Protection
Linear Increment/Decrement
Log taper Increment/Decrement
$I^{2} \mathrm{C}$ Compatible Serial Interface
3V to 5V Single Supply Operation
$\pm 2.5 \mathrm{~V}$ Dual Supply Operation
256 Bytes General Purpose User EEPROM
11 Bytes RDAC user EEPROM
GBIC and SFP Compliant EEPROM
100-year Typical Data Retention at $\mathrm{TA}=55^{\circ} \mathrm{C}$

APPLICATIONS
Laser Diode Drivers
Optical Amplifiers
TIA Gain Setting
TEC Controller Temperature Set Points

## GENERAL DESCRIPTION

The ADN2860 provides dual 512-position and a single 128position digitally controlled variable resistor ${ }^{1}$ (VR) in a single $4 \times 4 \mathrm{~mm}$ LFCSP package. This device performs the same electronic adjustment function as a potentiometer, trimmer, or variable resistor. Each VR offers a completely programmable value of resistance between the A terminal and the Wiper or the B terminal and the Wiper. The fixed A-to-B terminal resistance of $25 \mathrm{k} \Omega$ or $250 \mathrm{k} \Omega$ has a $1 \%$ channel-to-channel matching tolerance and a nominal temperature coefficient of $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

Wiper position programming, EEPROM reading, and EEPROM writing is conducted via the standard 2-wire $\mathrm{I}^{2} \mathrm{C}$ interface. Previous/Default wiper position settings can be stored in memory, and refreshed upon system power-up.

Additional features of the ADN2860 include preprogrammed linear and logarithmic increment/decrement wiper changing, and actual resistor tolerances are stored in EEPROM so that the

actual end-to-end resistance is known, which is valuable for calibration in precision applications.

The ADN2860 EEPROM, channel resolution, and package size conforms to GBIC and SFP specifications. The ADN2860 is available in a $4 \times 4 \mathrm{~mm} 24$-lead LFCSP package. All parts are guaranteed to operate over the extended industrial temperature range of -40 C to $85^{\circ} \mathrm{C}$.

1. The term nonvolatile memory, EEMEM, and EEPROM are used interchangeably
2. The term programmable resistor, variable resistor, RDAC, and digital potentiometer are used interchangeably.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

[^0]Fax: 781/326-8703
© 2003 Analog Devices, Inc. All rights reserved.

## Preliminary Technical Data

## ADN2860 ELECTRICAL CHARACTERISTICS 25k, 250k VERSIONS

( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ to 5.5 V and $-40 \mathrm{C}<T \mathrm{~A}<+85 \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS RHEOSTAT MODE (Specifications apply to all RDACs) |  |  |  |  |  |  |
| Resistor Differential Nonlinearity ${ }^{2}$ | R-DNL | $\mathrm{R}_{\text {WB }}$ | -2 |  | +2 | LSB |
| Resistor Integral Nonlinearity ${ }^{2}$ | R-INL | $\mathrm{R}_{\text {WB }}$ | -4 |  | +4 | LSB |
| Resistance Temperature Coefficent | $\Delta \mathrm{R}_{\text {AB }} / \Delta \mathrm{T}$ |  |  | 35 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{l}_{\mathrm{W}}=1 \mathrm{~V} / \mathrm{R}_{\mathrm{wB}}$ |  | 70 | 100 | $\Omega$ |
|  |  | $V_{D D}=+3 \mathrm{~V}, \mathrm{I}_{W}=1 \mathrm{~V} / \mathrm{R}_{\text {wB }}$ |  | 200 |  | $\Omega$ |
| Channel Resistance Matching | $\Delta R_{\text {wB }} / R_{\text {wB }}$ | Ch 1 and $2 \mathrm{Rwb}_{\text {w, }}$, $\mathrm{Dx}=3 \mathrm{FF}_{\mathrm{H}}$ |  | 0.1 |  | \% |
| Nominal Resistor tolerance | $\Delta \mathrm{Rwb}$ | Dx $=3 \mathrm{FF}_{\mathrm{H}}$ | -30 |  | 30 | \% |
| DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Specifications apply to all VRs |  |  |  |  |  |  |
| Differential Nonlinearity ${ }^{3}$ | DNL |  | -2 |  | +2 | LSB |
| Integral Nonlinearity ${ }^{3}$ | INL |  | -4 |  | +4 | LSB |
| Voltage Divider Temperature Coefficent | $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ | Code $=$ Half-scale |  | 15 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error | $\mathrm{V}_{\text {WFSE }}$ | Code = Full-scale | -1.5 |  | 0 | LSB |
| Zero-Scale Error | $V_{\text {WZSE }}$ | Code = Zero-scale | 0 |  | +1.5 | LSB |
| RESISTOR TERMINALS |  |  |  |  |  |  |
| Terminal Voltage Range ${ }^{4}$ | $V_{A, B, W}$ |  | $V_{\text {SS }}$ |  | $V_{D D}$ | V |
| Capacitance ${ }^{5} \mathrm{Ax}$, Bx | $\mathrm{C}_{\mathrm{A}, \mathrm{B}}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=$ Half-scale |  | 11 |  | pF |
| Capacitance ${ }^{5} \mathrm{Wx}$ | $\mathrm{C}_{\mathrm{W}}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=$ Half-scale |  | 80 |  | pF |
| Common-mode Leakage Current 5,6 | $\mathrm{I}_{\text {CM }}$ | $\mathrm{V}_{\mathrm{W}}=\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| DIGITAL INPUTS \& OUTPUTS |  |  |  |  |  |  |
| Input Logic High | $\mathrm{V}_{\text {IH }}$ | with respect to $\mathrm{GND}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 2.4 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | with respect to $\mathrm{GND}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | 0.8 | V |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ | with respect to $\mathrm{GND}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 2.1 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | with respect to GND, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  |  | 0.6 | V |
| Input Logic High | $\mathrm{V}_{\mathrm{IH}}$ | with respect to $G N D, V_{D D}=+2.5 \mathrm{~V}, \mathrm{~V}_{S S}=-2.5 \mathrm{~V}$ | 2.0 |  |  | V |
| Input Logic Low | $\mathrm{V}_{\text {IL }}$ | with respect to $\mathrm{GND}, \mathrm{V}_{\mathrm{DD}}=+2.5 \mathrm{~V}, \mathrm{~V}_{S S}=-2.5 \mathrm{~V}$ |  |  | 0.5 | V |
| Output Logic High (SDO, RDY) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{R}_{\text {PULL-UP }}=2.2 \mathrm{~K} \Omega$ to +5 V | 4.9 |  |  | V |
| Output Logic Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\text {OL }}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$ |  |  | 0.4 | V |
| Input Current | $\mathrm{I}_{\text {IL }}$ | $V_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Input Capacitance ${ }^{5}$ | $\mathrm{C}_{\text {IL }}$ |  |  | 5 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Single-Supply Power Range | $V_{D D}$ | $V_{S S}=0 \mathrm{~V}$ | 3.0 |  | 5.5 | V |
| Dual-Supply Power Range | $V_{D D} / V_{S S}$ |  | $\pm 2.25$ |  | $\pm 2.75$ | V |
| Positive Supply Current |  | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {IL }}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2 | 4.5 | $\mu \mathrm{A}$ |
| Positive Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $V_{I H}=V_{\text {DD }}$ or $V_{I L}=G N D$ |  | 3.5 | 10 | $\mu \mathrm{A}$ |
| Programming Mode Current | $\mathrm{I}_{\mathrm{DD}(\mathrm{PG})}$ | $V_{I H}=V_{\text {DD }}$ or $V_{I L}=G N D$ |  | 35 |  | mA |
| Negative Supply Current | $\mathrm{l}_{\text {SS }}$ | $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-2.5 \mathrm{~V}$ |  | 3.5 | 10 | $\mu \mathrm{A}$ |
| Power Dissipation ${ }^{8}$ | $\mathrm{P}_{\text {DISS }}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |  | 18 | 50 | $\mu \mathrm{W}$ |
| Power Supply Sensitivity ${ }^{5}$ | Pss | $\Delta \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%$ |  | 0.002 | 0.01 | \%/\% |

NOTES: See bottom of table next page.

## Preliminary Technical Data

## ADN2860 ELECTRICAL CHARACTERISTICS 25k, 250k VERSIONS

| ( $V_{D D}=3 \mathrm{~V}$ to 5.5 V and $-40 \mathrm{C}<\mathrm{TA}<+85 \mathrm{C}$, | unless othe | ise noted) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| DYNAMIC CHARACTERISTICS ${ }^{5,9}$ |  |  |  |  |  |  |
| Bandwidth -3dB | BW | $V_{D D} / V_{S S}=+/-2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{AB}}=25 \mathrm{k} \Omega / 250 \mathrm{k} \Omega$ |  | 125/12 |  | kHz |
| Total Harmonic Distortion | THD ${ }_{\text {W }}$ | $\mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ |  | 0.05 |  | \% |
| $V_{W}$ Settling Time | $\mathrm{t}_{\mathrm{S}}$ | $V_{A}=V_{D D}, V_{B}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=0.50 \%$ error band, |  |  |  |  |
|  |  | code 000 H to $200 \mathrm{H} . \mathrm{R}_{\text {AB }}=25 \mathrm{k} / 250 \mathrm{k} \Omega$ |  | 4/36 |  | $\mu \mathrm{s}$ |
| Resistor Noise Spectral Density | $\mathrm{e}_{\text {N_WB }}$ | $\mathrm{R}_{\text {AB }}=25 \mathrm{k} \Omega / 250 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $20 / 64$ |  | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ |
| Crosstalk ( $\mathrm{Cw}_{1} / \mathrm{C}_{\text {w }}$ ) | $\mathrm{C}_{\text {T }}$ | $V_{A}=V_{D D}, V_{B}=0 \mathrm{~V}$, Measured $\mathrm{V}_{\mathrm{w} 1}$ with $\mathrm{V}_{\mathrm{W} 2}$ |  |  |  |  |
|  |  | making full scale change, $\mathrm{R}_{A B}=25 \mathrm{k} / 250 \mathrm{k} \Omega$ |  | 90/21 |  | nV-s |
| Analog Crosstalk | $\mathrm{C}_{\text {TA }}$ | $\begin{aligned} & V_{D D} V_{A 1}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{B} 1}=-2.5 \mathrm{~V} \text {, Measure } \\ & \mathrm{V}_{\mathrm{W} 1} \text { with } \mathrm{V}_{\mathrm{W} 2}=5 \mathrm{~V}-\mathrm{p} @ \mathrm{f}=1 \mathrm{kHz}, \text { Code } 1=200_{\mathrm{H}}, \\ & \text { Code } 2=3 \mathrm{FF}_{\mathrm{H}}, \mathrm{R}_{\mathrm{AB}}=25 \mathrm{k} \Omega / 250 \mathrm{k} \Omega \end{aligned}$ |  | -81/-62 |  | dB |
| INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 6,12) |  |  |  |  |  |  |
| SCL Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  | 0 |  | 400 | KHz |
| $t_{\text {BUF }}$ Bus free time between STOP \& START | $t_{1}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HD; STA }}$ Hold Time (repeated START) | $\mathrm{t}_{2}$ | After this period the first clock pulse is generated | 600 |  |  | ns |
| tow Low Period of SCL Clock | $t_{3}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {HIGH }}$ High Period of SCL Clock | $t_{4}$ |  | 0.6 |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA Setup Time For START Condition | $t_{5}$ |  | 600 |  |  | ns |
| $t_{\text {HD; DAT }}$ Data Hold Time | $\mathrm{t}_{6}$ |  |  |  | 900 | ns |
| $t_{\text {SU;DAT }}$ Data Setup Time | $\mathrm{t}_{7}$ |  | 100 |  |  | ns |
| $t_{R}$ Rise Time of both SDA \& SCL signals | $\mathrm{t}_{8}$ |  |  |  | 300 | ns |
| $t_{F}$ Fall Time of both SDA \& SCL signals | t9 |  |  |  | 300 | ns |
| $t_{\text {SU;STO }}$ Setup time for STOP Condition | t10 |  | 600 |  |  | ns |

## NOTES:

1. Typical represent average readings at $+25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+5 \mathrm{~V}$.
2. Resistor position non-linearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See figure 20 test circuit.
3. $I N L$ and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. $V_{A}=V_{D D}$ and $V_{B}=0 V$ DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions. See Figure 19 test circuit.
4. Resistor terminals $A, B, W$ have no limitations on polarity with respect to each other.
5. Guaranteed by design and not subject to production test.
6. Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value results in the minimum overall power consumption
7. $P_{\text {DISS }}$ is calculated from ( $I_{D D} \times V_{D D}$ ). CMOS logic level inputs result in minimum power dissipation.
8. All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$
9. See timing diagram for location of measured values.
10. Endurance is qualified to 100,000 cycles as per JEDEC Std. 22 method A117 and measured at $-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ and $+85^{\circ} \mathrm{C}$, typical endurance at $25^{\circ} \mathrm{C}$ is 700,000 cycles.
11. Retention lifetime equivalent at junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=55^{\circ} \mathrm{C}$ as per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV will derate with junction temperature.

The ADN2860 contains 21,035 transistors. Die size: 88.2 mil x 87.0 mil, 7673 sq. mil.
Specifications Subject to Change without Notic

## Preliminary Technical Data



Thermal Resistance Junction-to-Ambient $\theta_{\mathrm{JA}}$, LFCSP-24 $\qquad$ $\mathrm{TBD}{ }^{\circ} \mathrm{C} / \mathrm{W}$
Thermal Resistance Junction-to-Case $\theta_{\mathrm{JC}}$,
LFCSP-24
$\mathrm{TBD}{ }^{\circ} \mathrm{C} / \mathrm{W}$

Package Power Dissipation $=\left(\mathrm{T}_{\mathrm{J}} \mathrm{MAX}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$
NOTES

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the B , and W terminals at a given resistance.
3. Includes programming of Nonvolatile memory

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADN2860 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN DESCRIPTIONS

| Name | Description |
| :---: | :---: |
| RESET | Reset the scratch pad register with current contents of the EEMEM register. Factory defaults midscale before any programming |
| $\overline{\text { WP }}$ | Write Protect Pin. When active low, $\overline{\mathrm{WP}}$ prevents any changes to the present register contents, except $\overline{\mathrm{PR}}$ and cmd 1 and 8 will refresh the RDAC register from EEMEM. Execute a NOP instruction before returning to $\overline{W P}$ high. |
| SCL | Serial Input Register clock pin. Shifts in one bit at a time on positive clock edges. |
| SDA | Serial Data Input Pin. Shifts in one bit at a time on positive clock CLK edges. MSB loaded first. |
| DGND | Ground pin, logic ground reference |
| $\mathrm{V}_{\text {SS }}$ | Negative Supply. Connect to zero volts for single supply applications. |
| A2 | A terminal of RDAC2. |
| W2 | Wiper terminal of RDAC2 |
| B2 | B terminal of RDAC2. |
| A1 | A terminal of RDAC1. |
| W1 | Wiper terminal of RDAC1 |
| B1 | B terminal of RDAC1 |
| A0 | A terminal of RDAC0. |
| W0 | Wiper terminal of RDAC0. |
| B0 | B terminal of RDAC0 |
| $V_{\text {DD }}$ | Positive Power Supply Pin. |
| TEST3 | Test pin 3 (Do Not Connect) |
| TEST2 | Test pin 2 (Do Not Connect) |
| TEST1 | Test pin 1 (Do Not Connect) |
| TEST0 | Test pin 0 (Do Not Connect) |
| A1_EE | I2C Device Address 1 for EEMEM |
| A0_EE | I2C Device Address 0 for EEMEM |
| AD1 | I2C Device Address 1 for RDAC |
| AD0 | I2C Device Address 0 for RDAC |

## ${ }^{12} \mathrm{C}$ Interface Timing Diagram



Figure 1. I2C Timing Diagram

## I2C Interface General Description

From Master to Slave

From Slave to Master
$\mathbf{S}=$ Start Condition
$\mathbf{P}=$ Stop Condition
$\frac{\mathbf{A}}{\mathbf{A}}=$ Acknowledge (SDA Low)
$\overline{\mathrm{A}}=$ Not Acknowledge (SDA High)
$\mathbf{R} / \bar{W}=$ Read Enable at High and Write Enable at Low


Figure 2. $I^{2} C$ - Master Transmitting Data to Slave


Figure 3. $\mathrm{I}^{2} \mathrm{C}$ - Master Reading Data From Slave


Figure 4. $\mathrm{I}^{2} \mathrm{C}$ - Combined Transmit/Read

# Preliminary Technical Data <br> EEPROM I ${ }^{2}$ C Interface Description 

ADN2860


Figure 5. EEPROM Write


Figure 6. EEPROM Current Read


Figure 7. EEPROM Random Read

## EEPROM Interface Operation

The 256 bytes of EEPROM memory provided in the ADN2860 are organized into 16 pages of 16 bytes each. The word size of each memory location is one byte wide.

The $I^{2} \mathrm{C}$ slave address of the EEPROM is $10100(\mathrm{~A} 1 \mathrm{E})(\mathrm{A} 0 \mathrm{E})$, where A 1 E and A0E are external pin programmable address bits. The two pin programmable address bits allow a total of four ADN2860 devices to be controlled by a single $\mathrm{I}^{2} \mathrm{C}$ master bus, each having its own EEPROM.

An internal 8-bit address counter for the EEPROM is automatically incremented following each read or write operation. For read operations, the address counter is incremented after each byte is read, and the counter will rollover from address location 255 to 0 .

For write operations, the address counter will be incremented after each byte written. The counter rolls-over from the upper most address of the current page to the lower most address of the current page. For example, writing two bytes beginning at address location 31 will cause the counter to roll back to address location 16 after the first byte is written, and then the address will increment to 17 after the second byte is written.

## EEPROM Write

Each write operation issued to the EEPROM can program 1 byte to 16 bytes ( 1 page) of memory. Figure 5 shows the EEPROM write interface, the number of bytes of data, N , the user wishes to send to the EEPROM is unrestricted. If more than 16 bytes of data are sent in a single write operation, the address counter will rollback to the beginning address, and the previously sent data will be overwritten.

## EEPROM Write-Acknowledge Polling

After each write operation, an internal EEPROM write cycle begins. During the EEPROM internal write cycle, the $I^{2} \mathrm{C}$ interface of the device will be disabled. In order to determine if the internal write cycle is complete and whether the $\mathrm{I}^{2} \mathrm{C}$ interface is enabled, interface polling must be executed. $\mathrm{I}^{2} \mathrm{C}$ interface polling can be conducted by sending a start condition followed by the EEPROM slave address + desired R/W bit. If the ADN2860 $\mathrm{I}^{2} \mathrm{C}$ interface responds with an ACK, then the write cycle is complete and the interface is ready to proceed with further operations. Otherwise, the $\mathrm{I}^{2} \mathrm{C}$ interface needs to be polled again to determine whether the write cycle has been completed.

## EEPROM Read

The ADN2860 EEPROM provides two different read operations, shown in figures 6 and 7. The number of bytes, N, read from the EEPROM in a single operation is unrestricted. If more than 256 bytes are read, the address counter will rollback to the start address, and data previously read will be read again.

Figure 6 shows the EEPROM Current Read operation. This operation does not allow an address location to be specified and reads data beginning at the current address location stored in the internal address counter.

A random read operation is shown in figure 7. This operation changes the address counter to the specified memory address by performing a "dummy write" and then performing a read operation beginning at the new address counter location.

## Preliminary Technical Data

Setting the $\overline{\mathrm{WP}}$ pin to a logic LOW protects the EEPROM memory from future write operations. In this mode, EEPROM read operations and RDAC register loading can still operate normally.

RDAC I2C Interface Description


Figure 8. RDAC Write


Figure 9. RDAC Current Read


Figure 10. RDAC Random Read

RDAC Register Addresses (CMD/W=0, EE/REG=0)

| A4 A3 A2 A1 A0 |  |  |  |  | RDAC | Byte Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | RDAC0 | (D7)(D6)(D5)(D4)(D3)(D2)(D1)(D0) - RDAC0 8 LSBs |
| 0 | 0 | 0 | 0 | 1 | RDAC0 | $(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{D} 8)-\mathrm{RDAC} 0 \mathrm{MSB}$ |
| 0 | 0 | 0 | 1 | 0 | RDAC1 | (D7)(D6)(D5)(D4)(D3)(D2)(D1)(D0) - RDAC1 8 LSBs |
| 0 | 0 | 0 | 1 | 1 | RDAC1 | $(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{X})(\mathrm{D} 8)-\mathrm{RDAC1}$ MSB |
|  | 0 | 1 | 0 | 0 | RDAC2 | (X)(D6)(D5)(D4)(D3)(D2)(D1)(D0) - RDAC2 7 bits |
|  | 0 | 1 | 0 1 | 1 |  | reserved |

Table 1. RDAC Register Address Table
RDAC R/W EEPROM Address Table (CMD/W=0, EE/REG=1)
RDAC Read-Only EEPROM Address Table (CMD/W=0, $\mathrm{EE} /$ REG $=1$ )


Table 2. RDAC R/W EEPROM Address Table

# Preliminary Technical Data <br> <br> RDAC I ${ }^{2} \mathrm{C}$ Interface Description (cont'd) 

 <br> <br> RDAC I ${ }^{2} \mathrm{C}$ Interface Description (cont'd)}

ADN2860


Figure 11. RDAC Command Write (Dummy Write)

## RDAC Command Table (CMD/W=1)

| C3 | C2 | C1 | C0 | Command Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | NOP |
| 0 | 0 | 0 | 1 | Load EEPROM to RDAC* |
| 0 | 0 | 1 | 0 | Store RDAC to EEPROM |
| 0 | 0 | 1 | 1 | Decrement RDAC 6dB |
| 0 | 1 | 0 | 0 | Decrement All RDACs 6dB |
| 0 | 1 | 0 | 1 | Decrement RDAC One Step |
| 0 | 1 | 1 | 0 | Decrement All RDACs One Step |
| 0 | 1 | 1 | 1 | Reset: Load EEPROM to all RDACs |
| 1 | 0 | 0 | 0 | Increment RDAC 6dB |
| 1 | 0 | 0 | 1 | Increment All RDAC 6dB |
| 1 | 0 | 1 | 0 | Increment RDAC One Step |
| 1 | 0 | 1 | 1 | Increment All RDAC One Step |
| 1 | 1 | 0 | 0 | to |
| 1 | 1 | 1 | 1 | reserved |

Table 3. RDAC Commands

* This command leaves the device in the EEPROM Read power state. Issue the NOP command to return the device to the idle state.


## RDAC Interface Operation

Each programmable resistor wiper setting is controlled by specific RDAC registers, as shown in the RDAC Register Address Table (table 1). Each RDAC register corresponds to an EEPROM memory location, which provides non-volatile wiper storage functionality.

RDAC registers and their corresponding EEPROM memory locations can be programmed and read independently from each other. The RDAC register can be refreshed by the EEPROM locations either with a hardware reset via pin 1, or by issuing one of the various RDAC register load commands shown in the RDAC command table (table 3 ).

## RDAC Write

Setting the wiper position requires an RDAC write operation, shown in figure 8. RDAC write operations follow a format similar to the EEPROM write interface. The only difference between an RDAC write and an EEPROM write operation is the use of an RDAC address byte in place of the memory address used in the EEPROM write operation. The RDAC address byte is described in detail in the tables 1 and 2.

As with the EEPROM write operation, the RDAC write operation disables the $\mathrm{I}^{2} \mathrm{C}$ interface during the internal write cycle. Acknowledge polling, as described in the EEPROM I ${ }^{2} \mathrm{C}$
interface section, is required to determine whether the write cycle has been completed.

## RDAC Read

The ADN2860 provides two RDAC read operations. The first, shown in figure 9 reads the contents of the current RDAC address counter. Figure 10 illustrates the second read operation. This operation allows users to specify which RDAC register to read by first issuing a "dummy write" command to change the RDAC address pointer, and then proceeding with the RDAC read operation at the new address location.

The read-only RDAC EEPROM memory locations can also be read by using the address and bits specified in the RDAC ReadOnly EEPROM Address Table (table 2).

## RDAC Quick Commands

Eleven shortcut "quick" commands are provided for easy manipulation of RDAC registers and their corresponding EEPROM memory locations. These commands are shown in table 3.

The interface for issuing an RDAC quick command is shown in figure 11. All quick commands require Acknowledge polling to determine whether the command has finished executing.

A more detailed discussion about the RDAC quick commands can be found in the Operational Overview section of this document.

## OPERATIONAL OVERVIEW

The ADN2860 digital potentiometer is designed to operate as a true variable resistor. The resistor wiper position is determined by the RDAC register contents. The RDAC register acts like a scratch-pad register, allowing unlimited changes of resistance settings. RDAC register contents can be changed using the ADN2860's serial I ${ }^{2} \mathrm{C}$ interface. The format of the datawords and commands to program the RDAC registers are discussed in the RDAC I ${ }^{2} \mathrm{C}$ Interface section of this document.

RDAC registers also have a corresponding EEPROM memory location, which provide non-volatile storage of resistor wiper position settings. The ADN2860 provides commands to store the RDAC register contents to their respective EEPROM memory locations. During subsequent power on sequences, the RDAC registers will automatically be loaded with the stored value.

Saving data from an RDAC register to EEPROM memory takes approximately 25 ms and consumes 20 mA of current.

In addition to the movement of data between RDAC registers and EEPROM memory, the ADN2860 provides other shortcut commands that facilitate the users' programming needs.

```
Restore EEPROM setting to RDAC
    Save RDAC register contents to EEPROM
    Decrement RDAC 6dB (Shift Data Bits Right)
    Decrement all RDACs 6dB (Shift All Data Bits Right)
    Decrement RDAC one step
    Decrement all RDACs one step
    Reset EEPROM setting to RDAC
    Increment RDAC 6dB (Shift Data Bits Left)
    Increment all RDACs 6dB (Shift All Data Bits Left)
    Increment RDAC one step
    Increment all RDACs one step
```

Table 4. ADN2860 Shortcut Commands

## Linear Increment and Decrement Commands

The increment and decrement commands (\#10, \#11, \#5, \#6) are useful for linear step adjustment applications. These commands simplify microcontroller software coding by allowing the controller to just send an increment or decrement command to the ADN2860. The adjustment can be directed to an individual RDAC or all three RDACs.

## Logarithmic Taper Mode Adjustment ( $\mathbf{~} 6 \mathrm{~dB} /$ step)

The ADN2860 accommodates logarithmic taper adjustment of the RDAC wiper position(s) by shifting the register contents left/right for increment/decrement operations. Commands 8,9 , 3 , and 4 can be used to logarithmically increment or decrement the wiper positions individually or change all three channel settings at the same time.

Incrementing the wiper position by +6 dB is essentially doubling the RDAC register value, while decrementing by -6 dB is halving the register content. Internally, the ADN2860 uses a shift register to shift the bits left and right to achieve a logarithmic increment or decrement.

Non-ideal $\pm 6 \mathrm{~dB}$ step adjustment occurs under certain conditions. Table 5 illustrates the shifting function on an individual RDAC register data bits. Each line going down the table represents a successive shift operation. Note that the left shift (\#10 \& \#11) commands were modified such that if the data in the RDAC register is equal to zero, and the data is shifted the RDAC register is then set to code 1 . Similarly, if the data in the RDAC register is greater than or equal to mid-scale, and the data is left shifted, the data in the RDAC register is automatically set to full-scale. This makes the left shift function as close to a logarithmic adjustment as possible.

The right shift commands (\#3 \& \#4) will be ideal only if the LSB is a 0 (ideal logarithmic $=$ no error). If the LSB is a 1 then the right shift function generates a linear half LSB error, which translates to a number of error bits.

|  | Left Shift | Right Shift |  |
| :---: | :---: | :---: | :---: |
|  | 000000000 | 111111111 |  |
|  | 000000001 | 011111111 |  |
|  | 000000010 | 001111111 |  |
|  | 000000100 | 000111111 |  |
| Left | 000001000 | 000011111 | Right |
| Shift | 000010000 | 000001111 | Shift |
| $(+6 \mathrm{~dB} /$ step $)$ | 000100000 | 000000111 | (-6dB/step) |
|  | 001000000 | 000000011 |  |
|  | 010000000 | 000000001 |  |
|  | 100000000 | 000000000 |  |
|  | 111111111 | 000000000 |  |
|  | 111111111 |  |  |

Actual conformance to a logarithmic curve between the data contents in the RDAC register and the wiper position for each right shift (\#3 \& \#4) command execution contains an error only for odd numbers of bits. Even numbers of bits are ideal. The graph in figure 12 shows a plot of Log_Error
[i.e. $20 * \log 10($ error/code)] for the ADN2860.


Figure 12. Plot of Log_Error Conformance for Odd Numbers of Bits Only (Even Numbers of Bits are ideal)

## Preliminary Technical Data

## Using Additional Internal Nonvolatile EEPROM

The ADN2860 contains additional internal user EEPROM for saving constants and other data. The user EEPROM I ${ }^{2} \mathrm{C}$ dataword follows the same format as the general purpose EEPROM memory shown in figures 5 and 6. User EEPROM memory addresses are shown at the bottom of table 2 .

To support the use of multiple EEPROM modules on a single $I^{2} \mathrm{C}$ bus, the ADN2860 features two external addressing pins, pins 21 and 22 (A1_EE and A0_EE) to manually set the address of the EEPROM included with the ADN2860. This feature ensures that the correct EEPROM memory is accessed when using multiple memory modules on a single $\mathrm{I}^{2} \mathrm{C}$ bus.

## Digital Input/Output Configuration

All digital inputs are ESD protected. Digital inputs are high impedence and can be driven directly from most digital sources. Active at logic low, $\overline{\operatorname{RESET}}$ and $\overline{\mathrm{WP}}$ should be biased to $\mathrm{V}_{\mathrm{DD}}$ if they are not used. There are no internal pull-up resistors present on any of the digital input pins of the ADN2860. As a result, pull-up resistors are needed if these functions are not used.

ESD protection of the digital inputs is shown in figure 13.


Figure 13. Equivalent WP Input Protection

## Multiple Devices On One Bus

Figure 14 shows four ADN2860 devices on the same serial bus. Each has a different slave address since the state of their AD0 and AD1 pins are different. This allows each RDAC within each device to be written to or read from independently.


Figure 14. Multiple ADN2860 Devices on a Single Bus

## Level Shift for Bi-Directional Communication

While most old systems may be operating at one voltage, a new component may be optimized at another. When two systems transmit the same signal at two different voltages, proper level shifting is required.

In some instances, for example, a 3.3V EEPROM memory module may be used along with a 5 V digital potentiometer. A level shifting scheme is required in order to enable bi-directional communication between the two devices.


Figure 15. Level Shifting for different voltage devices on an I2C bus

Figure 15 shows one of many possible techniques to properly level shift signals between two devices. M1 and M2 can be Nchannel FETs ( 2 N 7002 ). If $\mathrm{V}_{\mathrm{DD}}$ falls below $2.5 \mathrm{~V}, \mathrm{M} 1$ and M2 should be low threshold N-channel FETs (FDV301N).

## Terminal Voltage Operation Range

The ADN2860 positive $\mathrm{V}_{\mathrm{DD}}$ and negative $\mathrm{V}_{\text {SS }}$ power supply inputs define the boundary conditions for proper 2-terminal programmable resistance operation. Supply signals on terminals W and B that exceed $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ will be clamped by the internal forward biased diodes of the ADN2860.


Figure 16. Maximum Terminal Voltages Set by $\mathrm{V}_{\mathrm{DD}} \& \mathrm{~V}_{\mathrm{SS}}$
The ground pin of the ADN2860 device is primarily used as a digital ground reference, which needs to be tied to the common ground of the PCB. The digital input control signals to the ADN2860 must be referenced to the device ground pin, and satisfy the logic levels defined in the specification table of this datasheet.

An internal level shift circuit insures that the common mode voltage range of the 2-terminals extends from $V_{S S}$ to $V_{D D}$

## Preliminary Technical Data <br> irrespective of the digital input level. In addition, there is no

polarity constraint on the voltage across terminals W and B . The magnitude of $\left|\mathrm{V}_{\mathrm{WB}}\right|$ is bounded by $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$.

## Power-Up Sequence

Since there are ESD protection diodes that limit the voltage compliance at terminals A, B, and W (see figure 16), it is important to power $\mathrm{V}_{\mathrm{DD}}$ / $\mathrm{V}_{\mathrm{SS}}$ before applying any voltage to terminals $\mathrm{A}, \mathrm{B}$, and W . Otherwise, the diode will be forward biased such that $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ will be powered unintentionally and may affect the rest of the users' circuit. The ideal power-up sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, digital inputs, and $\mathrm{V}_{\mathrm{A} / \mathrm{B} / \mathrm{W}}$. The order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and digital inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$.

## Layout and Power Supply Biasing

It is always a good practice to employ compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low ESR (Equivalent Series Resistance) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. Figure 17 illustrates the basic supply bypassing configuration for the ADN2860.


Figure 17. Power Supply Bypassing

## RDAC Structure

The patent pending RDAC contains a string of equal resistor segments, with an array of analog switches. The switches act as the wiper connection.

The ADN2860 has two RDACs with 512 connection points allowing it to provide better than $0.2 \%$ set-ability resolution. The ADN2860 also contains a third RDAC with 128 step resolution.

Figure 18 shows an equivalent structure of the connections between the two terminals that make up one channel of an RDAC. The SWB switch will always be ON, while on of the switches $\mathrm{SW}(0)$ to $\mathrm{SW}(2 \mathrm{~N}-1)$ will be ON at any given time depending on the resistance position decoded from the databits in the RDAC register.

Since the switches are non-ideal, there is a $50 \Omega$ wiper resistance, $\mathrm{R}_{\mathrm{W}}$. Wiper resistance is a function of supply voltage and temperature, lower supply voltages and higher temperatures result in higher wiper resistances. Consideration of wiper resistance dynamics is important in applications where accurate prediction of output resistance is required.


Figure 18.. Equivalent RDAC structure

## Calculating the Programmable Resistance

The nominal resistance of the RDAC between terminals A and B is available in $25 \mathrm{k} \Omega$ or $250 \mathrm{k} \Omega$. The final two or three digits of the part number determine the nominal resistance value, e.g. $25 \mathrm{k} \Omega=25$ and $250 \mathrm{k} \Omega=250$.

The following discussion describes the calculation of resistance $\mathrm{R}_{\mathrm{WB}}(\mathrm{D})$ at different codes of a $25 \mathrm{k} \Omega$ part for RDAC 0 . The 9bit data word in the RDAC latch is decoded to select one of the 512 possible settings.

The wiper first connection starts at the B terminal for data ${ }^{000} \mathrm{H} \cdot \mathrm{R}_{\mathrm{WB}}(0)$ is $50 \Omega$ because of the wiper resistance and it is independent to the full-scale resistance. The second connection is the first tap point where $\mathrm{R}_{\mathrm{WB}}(1)$ becomes $48.8 \Omega+50=98.8 \Omega$ for data ${ }^{001} \mathrm{H}$. The third connection is the next tap point representing $\mathrm{R}_{\mathrm{WB}}(2)=97.6+50=147.6$ for data 002 H and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $\mathrm{R}_{\mathrm{WB}}(512)=25001 \Omega$. See Figure 18 for a simplified diagram of the equivalent RDAC circuit.

The general equations that determine the programmed output resistance between W and B are:

## Preliminary Technical Data

$$
\begin{align*}
& R_{W B}(D)=\frac{D}{512} \cdot R_{A B}+R_{W} \quad(\operatorname{RDAC} 0 \text { and } 1)  \tag{1}\\
& R_{W B}(D)=\frac{D}{128} \cdot R_{A B}+R_{W}(\text { RDAC } 2 \text { only }) \tag{2}
\end{align*}
$$

Where D is the decimal equivalent of the data contained in the RDAC register and $R_{W}$ is the wiper resistance.

The output resistance values in table 6 will be set for the following RDAC latch codes with $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (applies to $\mathrm{R}_{\mathrm{AB}}=$ $25 \mathrm{k} \Omega$ Digital Potentiometers):

| D <br> $(\mathrm{DEC})$ | $\mathrm{R}_{W^{(D)}}^{(\mathrm{D})}$ <br> $(\Omega)$ | Output State |
| :--- | :--- | :--- |
| 511 | 25001 | Full-Scale |
| 256 | 12550 | Mid-Scale |
| 1 | 98.8 | 1 LSB |
| 0 | 50 | Zero-Scale (Wiper contact resistance) |

Table 6. $\mathrm{R}_{\mathrm{WB}}$ at Selected Codes for $\mathrm{R}_{\text {WB_FS }}=25 \mathrm{k} \Omega$

Note that in the zero-scale condition a finite wiper resistance of $50 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to no more than 20 mA to avoid degradation or possible destruction of the internal switches.

Channel-to-channel $\mathrm{R}_{\text {WB }}$ matching is better than $1 \%$. The change in RWB with temperature has a $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

Like the mechanical potentiometer the RDAC replaces, the ADN2860 parts are totally symmetrical. The resistance between the wiper W and terminal A also produces a digitally controlled complementary resistance $\mathrm{R}_{\mathrm{WA}}$. When $\mathrm{R}_{\mathrm{WA}}$ is used, the B terminal can be let floating or tied to the wiper. Setting the resistance value for $\mathrm{R}_{\mathrm{WA}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is:

$$
\begin{align*}
& R_{W A}(D)=\frac{512-D}{512} \cdot R_{A B}+R_{W} \quad(\text { RDAC } 0 \text { and } 1) \\
& R_{W A}(D)=\frac{128-D}{128} \cdot R_{A B}+R_{W} \quad(\text { RDAC } 2 \text { only }) \tag{4}
\end{align*}
$$

For example, the following output resistance values will be set for the following RDAC latch codes (applies to $\mathrm{R}_{\mathrm{AB}}=25 \mathrm{k}$ Digital Potentiometers):

| D <br> $(\mathrm{DEC})$ | $\mathrm{R}_{\mathrm{WA}}(\mathrm{D})$ <br> $(\Omega)$ | Output State |
| :--- | :--- | :--- |
| 511 | 98.8 | full-scale |
| 128 | 12550 | Mid-scale |
| 1 | 25001 | 1 LSB |
| 0 | 25050 | Zero-scale |

Table 7. $\mathrm{ADN} 2860 . \mathrm{R}_{\mathrm{WA}}(\mathrm{D})$ at selected codes for $\mathrm{R}_{\mathrm{AB}}=25 \mathrm{k} \Omega$.

The typical distribution of $\mathrm{R}_{\mathrm{AB}}$ from channel-to-channel matches to $\pm 0.2 \%$ within the same package. Device to device matching is process lot dependent, with a worst case of $\pm 30 \%$ variation. Changes in $\mathrm{R}_{\mathrm{AB}}$ with temperature has a $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficient.

## PROGRAMMING THE POTENTIOMETER DIVIDER

## Voltage Output Operation

The digital potentiometer can be configured to generate an output voltage at the wiper terminal, which is proportional to the input voltages applied to terminals A and B . Connecting terminal A to +5 V and terminal B to ground produces an output voltage at the wiper which can be any value starting at zero volts up to +5 V . Each LSB of voltage is equal to the voltage applied across terminals A and B divided by the $2^{\mathrm{N}}$ position resolution of the potentiometer divider.

Since ADN2860 can also be supplied by dual supplies, the general equations defining the output voltage at $\mathrm{V}_{\mathrm{W}}$ with respect to ground for any given input voltages applied to terminals A and $B$ are:

$$
\begin{align*}
& V_{W}(D)=\frac{D}{512} \cdot V_{A B}+V_{B} \quad(\text { RDAC } 0 \text { and } 1)  \tag{5}\\
& V_{W}(D)=\frac{D}{128} \cdot V_{A B}+V_{B} \quad(\text { RDAC } 2) \tag{6}
\end{align*}
$$

Equation 5 assumes $\mathrm{V}_{\mathrm{W}}$ is buffered so that the effect of wiper resistance is nulled. Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. In this mode, the output voltage is dependent on the ratio of the internal resistors not the absolute value, therefore, the drift improves to $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. There is no voltage polarity restriction between terminals $\mathrm{A}, \mathrm{B}$, and W as long as the terminal voltage $\left(\mathrm{V}_{\text {TERM }}\right)$ stays within $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\mathrm{TERM}}<\mathrm{V}_{\mathrm{DD}}$.

## APPLICATIONS

## Laser Diode Driver (LDD) calibration

The ADN2860 can be used with any laser diode driver. Its high resolution, compact footprint, and superior temperature drift characteristics make it ideal for optical parameter setting.

The ADN2841 is a 2.7 Gbps laser diode driver that utilizes a unique control algorithm to manage both the laser average power and extinction ratio after initial factory calibration. It stabilizes the laser data transmission by continuously monitoring its optical power, and correcting the variations caused by temperature and the laser degradation over time. In ADN2841, the $\mathrm{I}_{\text {MPD }}$ monitors the laser diode current. Through its dual loop Power and Extinction Ratio control, calibrated by ADN2860, the internal driver controls the bias current $\mathrm{I}_{\text {BIAS }}$ and consequently the average power. It also regulates the modulation current, $\mathrm{I}_{\text {MODP }}$ by changing the modulation current linearly with slope efficiency. Any changes in the laser threshold current or slope efficiency are therefore compensated. As a result, this optical supervisory system minimizes the laser characterization efforts and therefore
enables designers to apply comparable lasers from multiple sources.


Figure 19. Optical Supervisory System

## Outline Dimensions

Dimensions shown in inches and (mm).
[4×4mm 24-Lead LFCSP package diagrams To Be Provided]


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
    Tel: 781/329-4700
    www.analog.com

