



## N-Channel 2.5-V (G-S) MOSFET

### PRODUCT SUMMARY

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
12	0.020 @ $V_{GS} = 4.5$ V	9.5
	0.025 @ $V_{GS} = 2.5$ V	8.5



Marking Code  
 AC XXX  
 Lot Traceability and Date Code  
 Part # Code



### FEATURES

- TrenchFET® Power MOSFETs: 2.5-V Rated
- Low Thermal Resistance

### APPLICATIONS

- Load/Power Switching for Cell Phones and Pagers
- PA Switch in Cellular Devices
- Battery Operated Systems

**Ordering Information:** Si5406DC-T1

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	$V_{DS}$	12		V
Gate-Source Voltage	$V_{GS}$			
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$I_D$	9.5	6.9	A
		6.8	4.9	
Pulsed Drain Current	$I_{DM}$	20		
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	2.1	1.1	
Maximum Power Dissipation <sup>a</sup>	$P_D$	2.5	1.3	W
		1.3	0.7	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		°C
Soldering Recommendations (Peak Temperature) <sup>b, c</sup>		260		

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	40	50	°C/W
		80	95	
Maximum Junction-to-Foot (Drain)	$R_{thJF}$	15	20	

Notes



- Surface Mounted on 1" x 1" FR4 Board.
- See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.







**SPECIFICATIONS ( $T_J = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 1.2 \text{ mA}$	0.6			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 9.6 \text{ V}, V_{GS} = 0 \text{ V}$		1		$\mu\text{A}$
		$V_{DS} = 9.6 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 85^\circ\text{C}$		5		
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	20			A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 6.9 \text{ A}$		0.017	0.020	$\Omega$
		$V_{GS} = 2.5 \text{ V}, I_D = 2 \text{ A}$		0.021	0.025	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 6.9 \text{ A}$	30			S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 1.1 \text{ A}, V_{GS} = 0 \text{ V}$	0.7	1.2		V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = 6 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 6.9 \text{ A}$		13.7	20	nC
Gate-Source Charge	$Q_{gs}$			2.3		
Gate-Drain Charge	$Q_{gd}$			4.1		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 6 \text{ V}, R_L = 6 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_G = 6 \Omega$		17	25	ns
Rise Time	$t_r$			46	70	
Turn-Off Delay Time	$t_{d(\text{off})}$			54	80	
Fall Time	$t_f$			29	45	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = 1.1 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		35	70	

## Notes

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**
**On-Resistance vs. Drain Current**

**Capacitance**

**Gate Charge**

**On-Resistance vs. Junction Temperature**

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**


**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**
