#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS TENTATIVE

# 512-MBIT (64M $\times$ 8 BITS) CMOS NAND E<sup>2</sup>PROM DESCRIPTION

The TC58512 is a single 3.3 V 512-Mbit (553,648,128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND  $E^2$ PROM) organized as 528 bytes × 32 pages × 4096 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes  $\times$  32 pages).

The TC58512 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

## FEATURES

- Organization
  - Memory cell allay  $528 \times 128 \text{K} \times 8$ Register  $528 \times 8$ Page size 528 bytes Block size (16K + 512) bytes
- Modes

R١

Read, Reset, Auto Page Program Auto Block Erase, Status Read Multi Block Program, Multi Block Erase

- Mode control Serial input/output
  - Command control

### **PIN ASSIGNMENT** (TOP VIEW)

- VCC = 2.7 V to 3.6 VPower supply Program/Erase Cycles 1E5 cycle (with ECC)
- Access time
- Cell array to register 25 µs max Serial Read Cycle 50 ns min
- Operating current Read (50 ns cycle) 10 mA typ. Program (avg.) 10 mA typ. Erase (avg.) 10 mA typ. Standby 100 µA
- Package
  - TSOPI48-P-1220-0.50 (Weight: 0.53 g typ.)

### PIN NAMES

NC [ 1 NC [ 2	48 □ NC 47 □ NC	I/O1 to I/O8	I/O port
$\begin{array}{c} NC \ \Box \ 2 \\ NC \ \Box \ 3 \\ NC \ \Box \ 4 \end{array}$	46 □ NC 45 □ NC	CE	Chip enable
	43 □ 1/08 43 □ 1/07	WE	Write enable
Y/BY     0       RE     0       CE     0       NC     10       NC     11	42 □ I/O6 41 □ I/O5	RE	Read enable
	40 🗅 NC	CLE	Command latch enable
$\overrightarrow{NC} = 11$ V <sub>CC</sub> = 12	38 □ NC 37 □ Vcc	ALE	Address latch enable
V <sub>SS</sub> □ 13 NC □ 14	36	WP	Write protect
V <sub>CC</sub> = 12 V <sub>SS</sub> = 13 NC = 14 NC = 15 CLE = 16	33 🗅 NC	RY/BY	Ready/Busy
ALE [] 17 <u>WE</u> [] 18	32 □ 1/O4 31 □ 1/O3	GND	Ground input
NC 🗆 20	30 □ I/O2 29 □ I/O1	V <sub>CC</sub>	Power supply
NC = 21 NC = 22	28 □ NC 27 □ NC	V <sub>SS</sub>	Ground
NC = 23 NC = 24	26 □ NC 25 □ NC		
			000707EBA1

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to


property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal

equipment, office equipment, measuring equipment, industrial robotics, domestic applications (computer, personal neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others

The information contained herein is subject to change without notice.

# **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>CC</sub>	Power Supply Voltage	-0.6 to 4.6	V
V <sub>IN</sub>	Input Voltage	–0.6 to 4.6	V
V <sub>I/O</sub>	Input/Output Voltage	–0.6 V to V <sub>CC</sub> + 0.3 V (≤ 4.6 V)	V
PD	Power Dissipation	0.3	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55 to 150	°C
T <sub>opr</sub>	Operating Temperature	0 to 70	°C

# CAPACITANCE \*(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C <sub>IN</sub>	Input	$V_{IN} = 0 \ V$	_	10	pF
C <sub>OUT</sub>	Output	$V_{OUT} = 0 V$	_	10	pF

\* This parameter is periodically sampled and is not tested for every device.

# VALID BLOCKS (1)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N <sub>VB</sub>	Number of Valid Blocks	4016		4096	Blocks

(1) The TC58512 occasionally contains unusable blocks. Refer to Application Note (14) toward the end of this document.

# **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V <sub>CC</sub>	Power Supply Voltage	2.7	3.3	3.6	V
VIH	High Level input Voltage	2.0		$V_{CC} + 0.3$	V
VIL	Low Level Input Voltage	-0.3*	_	0.8	V

\* -2 V (pulse width lower than 20 ns)

# <u>DC CHARACTERISTICS</u> (Ta = 0° to 70°C, $V_{CC}$ = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V$ to $V_{CC}$			±10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0.4 V$ to $V_{CC}$			±10	μA
I <sub>CCO1</sub>	Operating Current (Serial Read)	$\overline{\text{CE}} = \text{V}_{\text{IL}}, \ \text{I}_{\text{OUT}} = 0 \text{ mA}, \ \text{t}_{\text{cycle}} = 50 \text{ ns}$	_	10	30	mA
I <sub>CCO3</sub>	Operating Current (Command Input)	t <sub>cycle</sub> = 50 ns	_	10	30	mA
I <sub>CCO4</sub>	Operating Current (Data Input)	t <sub>cycle</sub> = 50 ns	_	10	30	mA
I <sub>CCO5</sub>	Operating Current (Address Input)	t <sub>cycle</sub> = 50 ns	_	10	30	mA
I <sub>CCO7</sub>	Programming Current	—	_	10	30	mA
I <sub>CCO8</sub>	Erasing Current	—	_	10	30	mA
I <sub>CCS1</sub>	Standby Current	THE = VIH	_	_	1	mA
I <sub>CCS2</sub>	Standby Current	$\overline{CE} = V_{CC} - 0.2 V$	_	_	100	μA
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = -400 μA	2.4	_	_	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
$I_{OL}(RY/\overline{BY})$	Output Current of RY/BY pin	V <sub>OL</sub> = 0.4 V		8	_	mA

# AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS


# (Ta = 0° to 70°C, $V_{CC}$ = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
t <sub>CLS</sub>	CLE Setup Time	0	_	ns	
<sup>t</sup> CLH	CLE Hold Time	10	—	ns	
tcs	CE Setup Time	0	—	ns	
<sup>t</sup> CH	CE Hold Time	10	—	ns	
tWP	Write Pulse Width	25	—	ns	
tALS	ALE Setup Time	0	—	ns	
tALH	ALE Hold Time	10	—	ns	
tDS	Data Setup Time	20		ns	
<sup>t</sup> DH	Data Hold Time	10	—	ns	
twc	Write Cycle Time	50		ns	
twн	WE High Hold Time	15	—	ns	
tww	WP High to WE Low	100	—	ns	
t <sub>RR</sub>	Ready to RE Falling Edge	20	—	ns	
t <sub>RP</sub>	Read Pulse Width	35	—	ns	
tRC	Read Cycle Time	50	_	ns	
t <sub>REA</sub>	RE Access Time (Serial Data Access)	_	35	ns	
<sup>t</sup> CEH	CE High Time for Last Address in Serial Read Cycle	100	—	ns	(2)
<sup>t</sup> REAID	RE Access Time (ID Read)	_	35	ns	
tон	Data Output Hold Time	10	—	ns	
<sup>t</sup> RHZ	RE High to Output High Impedance	_	30	ns	
<sup>t</sup> CHZ	CE High to Output High Impedance	_	20	ns	
<sup>t</sup> REH	RE High Hold Time	15	—	ns	
t <sub>IR</sub>	Output-High-impedance-to- RE Rising Edge	0	—	ns	
<sup>t</sup> RSTO	RE Access Time (Status Read)	_	35	ns	
<sup>t</sup> CSTO	CE Access Time (Status Read)	_	45	ns	
<sup>t</sup> RHW	RE High to WE Low	0	—	ns	
twhc	WE High to CE Low	30	—	ns	
twhr.	WE High to RE Low	30	—	ns	
t <sub>AR1</sub>	ALE Low to RE Low (ID Read)	100	—	ns	
<sup>t</sup> CR	CE Low to RE Low (ID Read)	100	—	ns	
t <sub>R</sub>	Memory Cell Array to Starting Address	_	25	μS	
t <sub>WB</sub>	WE High to Busy	_	200	ns	
t <sub>AR2</sub>	ALE Low to RE Low (Read Cycle)	50	—	ns	
t <sub>RB</sub>	RE Last Clock Rising Edge to Busy (in Sequential Read)		200	ns	
<sup>t</sup> CRY	$\overline{CE}$ High to Ready (When interrupted by $\overline{CE}$ in Read Mode)	_	1 + t <sub>r</sub> ( RY/ <del>BY</del> )	μs	(1) (2)
<sup>t</sup> RST	Device Reset Time (Read/Program/Erase)	_	6/10/500	μS	

# AC TEST CONDITIONS

PARAMETER	CONDITION
Input level	2.4 V, 0.4 V
Input pulse rise and fall time	3 ns
Input comparison level	1.5 V, 1.5 V
Output data comparison level	1.5 V, 1.5 V
Output load	C <sub>L</sub> (100 pF) + 1 TTL

- Note: (1)  $\overline{\text{CE}}$  High to Ready time depends on the pull-up resistor tied to the RY/ $\overline{\text{BY}}$  pin. (Refer to Application Note (9) toward the end of this document.)
  - (2) Sequential Read is terminated when t<sub>CEH</sub> is greater than or equal to 100 ns. If the  $\overline{\text{RE}}$  to  $\overline{\text{CE}}$  delay is less than 30 ns,  $\overline{\text{RY}}/\overline{\text{BY}}$  signal stays Ready.




## PROGRAMMING AND ERASING CHARACTERISTICS (Ta = 0° to 70°C, V<sub>CC</sub> = 2.7 V to 3.6 V)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t <sub>PROG</sub>	Programming Time		200	1000	μS	
<sup>t</sup> DBSY	Dummy Busy Time for Multi Block Programming	_	2	10	μs	
t <sub>MBPBSY</sub>	Multi Block Program Busy Time	_	200	1000	μS	
Ν	Number of Programming Cycles on Same Page	_	_	3		(1)
t <sub>BERASE</sub>	Block Erasing Time	_	2	10	ms	


(1): Refer to Application Note (12) toward the end of this document.

# TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




# Command Input Cycle Timing Diagram




: VIH or VIL

## Address Input Cycle Timing Diagram




: V<sub>IH</sub> or V<sub>IL</sub>

## Data Input Cycle Timing Diagram




: V<sub>IH</sub> or V<sub>IL</sub>

## Serial Read Cycle Timing Diagram




## Status Read Cycle Timing Diagram




\* 70H represents the hexadecimal number




## Read Cycle (1) Timing Diagram




Read Cycle (1) Timing Diagram: When Interrupted by CE




## Read Cycle (2) Timing Diagram






### Read Cycle (3) Timing Diagram

## Sequential Read (1) Timing Diagram







# Sequential Read (3) Timing Diagram




### Auto-Program Operation Timing Diagram




Multi Block Programming Timing (to be continued)




(continuation 1) Multi Block Programming Timing




### (continuation 2) Multi Block Programming Timing




(continuation 3) Multi Block Programming Timing



## Multi Block Erase Timing Diagram



## ID Read (1) Operation Timing Diagram



# **PIN FUNCTIONS**

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

## Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the  $\overline{WE}$  signal while CLE is High.

# Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register.

Address information is latched on the rising edge of  $\overline{\text{WE}}$  if ALE is High.

Input data is latched if ALE is Low.

# <u>Chip Enable: CE</u>

Figure 1. Pinout

The device goes into a low-power Standby mode when  $\overline{CE}$  goes High during a Read operation. The  $\overline{CE}$  signal is ignored when device is in Busy state (RY/ $\overline{BY}$  = L), such as during a Program or Erase operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High. The  $\overline{CE}$  signal must stay Low during the Read mode Busy state to ensure that memory array data is correctly transferred to the data register.

### Write Enable: WE

The  $\overline{WE}$  signal is used to control the acquisition of data from the I/O port.

### Read Enable: RE

The  $\overline{RE}$  signal controls serial data output. Data is available t<sub>REA</sub> after the falling edge of  $\overline{RE}$ . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

### I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

### Write Protect: WP

The  $\overline{WP}$  signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when  $\overline{WP}$  is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.


### Ready/Busy: RY/BY

The RY/ $\overline{BY}$  output signal is used to indicate the operating condition of the device. The RY/ $\overline{BY}$  signal is in Busy state (RY/ $\overline{BY}$  = L) during the Program, Erase and Read operations and will return to Ready state (RY/ $\overline{BY}$  = H) after completion of the operation. The output buffer for this signal is an open drain.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		48 🗖 NC
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	NC 🗖 2	47 🗖 NC
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	NC 🗖 3	46 🗆 NC
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NC 🗖 4	45 🗆 NC
RY/BY       I       7       42       I/O6         RE       I       8       41       I/O5         CE       I       9       40       NC         NC       I       10       39       NC         NC       I       11       38       NC         Vcc       I       12       37       Vcc         VSS       I       13       36       Vss         NC       I       15       34       NC         CLE       I       6       33       NC         ALE       I       17       32       I/O2         WP       I       19       30       I/O2         NC       I       20       29       I/O1         NC       I       21       28       NC         NC       I       23       26       NC	NC 🗖 5	44 🗖 I/O8
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	GND 🗖 6	43 🗖 I/O7
RE       B       41 □ 1/05         CE       0       40 □ NC         NC       10       39 □ NC         NC       11       38 □ NC         VCC       12       37 □ VCC         VSS       13       36 □ VSS         NC       14       35 □ NC         NC       15       34 □ NC         CLE       16       33 □ NC         ALE       17       32 □ 1/04         WE       18       31 □ 1/02         NC       20       29 □ 1/01         NC       21       28 □ NC         NC       22       27 □ NC         NC       23       26 □ NC	RY/BY C 7	42 🗖 I/O6
NC         10         39         NC           NC         11         38         NC           Vcc         12         37         Vcc           Vss         13         36         Vss           NC         14         35         NC           NC         15         34         NC           CLE         16         33         NC           ALE         17         32         V/04           WE         18         31         V/02           NC         20         29         V/01           NC         21         28         NC           NC         22         27         NC           NC         23         26         NC	RE 🗆 8	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CE Q 9	
$V_{CC}$ 12 $37 \square V_{CC}$ $V_{SS}$ 13 $36 \square V_{SS}$ $NC$ 14 $35 \square NC$ $NC$ 15 $34 \square NC$ $CLE$ 16 $33 \square NC$ $ALE$ 17 $32 \square VO4$ $WE$ 18 $31 \square VO3$ $WP$ 19 $30 \square VO2$ $NC$ 21 $28 \square NC$ $NC$ 22 $27 \square NC$ $NC$ 23 $26 \square NC$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
NC       14 $35 \square$ NC         NC       15 $34 \square$ NC         CLE       16 $33 \square$ NC         ALE       17 $32 \square$ V/O4         WE       18 $31 \square$ V/O3         WP       19 $30 \square$ V/O2         NC       20 $29 \square$ V/O1         NC       21 $28 \square$ NC         NC       22 $27 \square$ NC         NC       23 $26 \square$ NC	Vcc 🖵 12	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Vss 🖵 13	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
ALE       17       32   1/04         WE       18       31   1/03         WP       19       30   1/02         NC       20       29   1/01         NC       21       28   NC         NC       22       27   NC         NC       23       26   NC		
WE       18       31 □ I/03         WP       19       30 □ I/02         NC       20       29 □ I/01         NC       21       28 □ NC         NC       22       27 □ NC         NC       23       26 □ NC	CLE II 16	
WP         19         30   1/O2           NC         20         29   1/O1           NC         21         28   NC           NC         22         27   NC           NC         23         26   NC	ALE [] 17	
NC         20         29         1/01           NC         21         28         NC           NC         22         27         NC           NC         23         26         NC		
NC □ 21         28 □ NC           NC □ 22         27 □ NC           NC □ 23         26 □ NC		
NC         □         22         27         □         NC           NC         □         23         26         □         NC		
NC 23 26 NC		
NC 4 24 25 V NC		
	NC 4 24	25 - NC

## Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 528 bytes in which 512 bytes are used for main memory storage and 16 bytes are for redundancy or for other uses.

1 page = 528 bytes

1 block = 528 bytes  $\times$  32 pages = (16K + 512) bytes Capacity = 528 bytes  $\times$  32 pages  $\times$  4096 blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle	A7	A6	A5	A4	A3	A2	A1	A0
Second cycle	A16	A15	A14	A13	A12	A11	A10	A9
Third cycle	A24	A23	A22	A21	A20	A19	A18	A17
Fourth cycle	*L	A25						

A0 to A7: Column addressA9 to A25: Page addressA14 to A25: Block addressA9 to A13: NAND address in block

\* : A8 is automatically set to Low or High by a 00H command or a 01H command.

\* : I/O2 to I/O8 must be set to Low in the fourth cycle.

### **Operation Mode: Logic and Command Tables**

The operation modes such as Program, Erase, Read and Reset are controlled by the fourteen different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RE}}$  and  $\overline{\text{WP}}$  signals, as shown in Table 2.

	CLE	ALE	CE	WE	RE	WP
Command Input	Н	L	L	⊼	Н	*
Data Input	L	L	L		н	*
Address Input	L	н	L		н	*
Serial Data Output	L	L	L	н		*
During Programming (Busy)	*	*	*	*	*	н
During Erasing (Busy)	*	*	*	*	*	н
Program, Erase Inhibit	*	*	*	*	*	L


H: V<sub>IH</sub>, L: V<sub>IL</sub>, \*: V<sub>IH</sub> or V<sub>IL</sub>

Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read Mode (1)	00	_	
Read Mode (2)	01	_	
Read Mode (3)	50	_	
Reset	FF	—	0
Auto Program (True)	10	_	
Auto Program (Dummy)	11	_	
Auto Program (Multi Block Program)	15	_	
Auto Block Erase	60	D0	
Status Read (1)	70		0
Status Read (2)	71		0
ID Read (1)	90	_	
ID Read (2)	91		

HEX data bit assignment

(Example)



Once the device has been set to Read mode by a 00H, 01H or 50H command, additional Read commands are not needed for sequential page Read operations.

Table 4 shows the operation states for Read mode.

Table 4. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output Select	L	L	L	Н	L	Output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active
Standby	L	L	Н	Н	*	High impedance	Standby

H: V<sub>IH</sub>, L: V<sub>IL</sub>, \*: V<sub>IH</sub> or V<sub>IL</sub>

# **DEVICE OPERATION**

### Read Mode (1)

Read mode (1) is set when a "00H" command is issued to the Command register. Refer to Figure 3 below for timing details and the block diagram.





Figure 3. Read mode (1) operation

Serial data can be output synchronously with the RE clock


from the start pointer designated in the address input cycle.

Read Mode (2)




### Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra 16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.



# Sequential Read (1) (2) (3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output the contents of addresses 0 to 527 as shown above, while Sequential Read mode (3) outputs the contents of the redundant address locations only.

When the pointer reaches the last address, the device continues to output the data from this address\*\* on each  $\overline{\text{RE}}$  clock signal.

 $\ast\ast$  Column address 527 on the last page

# Status Read

TOSHIBA

The TC58512 has two Status Read commands. One is Status Read (1) command "70H" and the other is Status Read (2) command "71H".

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port on the  $\overline{\text{RE}}$  clock after a Status Read command "70H" or "71H" input.

The resulting information of Status Read (1) command "70H" is outlined in Table 5 below and the resulting information of Status Read (2) command "71H" is outlined in the explanation for Multi Block Program and Multi Block Erase toward the end of this document.

	STATUS	OU	TPUT	
I/O1	Pass/Fail	Pass: 0	Fail: 1	
I/O2	Not Used	0		
I/O3	Not Used	0		٦
I/O4	Not Used	0		val sta
I/O5	Not Used	0		010
I/O6	Not Used	0		
I/O7	Ready/Busy	Ready: 1	Busy: 0	
I/O8	Write Protect	Protect: 0	Not Protected: 1	

Table 5. Status output table for Status Read (1) command "70H"

The Pass/Fail status on I/O1 is only valid when the device is in the Ready state.

An application example with multiple devices is shown in Figure 6.





Figure 6. Status Read timing application example

System Design Note: If the  $RY/\overline{BY}$  pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


# Auto Page Program

The device carries out an Automatic Page Program operation when it receives a "10H" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



### Auto Block Erase

The Auto Block Erase operation starts on the rising edge of  $\overline{WE}$  after the Erase Start command "DOH" which follows the Erase Setup command "80H". This two-cycle process for Erase operations acts as an ertra layer of protection from aceidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.




# Multi Block Program


The device carries out an Multi Block Program operation when it receives a "15H" or "10H" Program command after some sets of the address and data have been input.

In the interval of the Multi District adress and the (512 + 16 byte) data input, "11H" Dummy Program command is used when it still continues the data input into another District.

The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)




After "15H" Multi Block Program command, physical programing starts as follows.




The data is transferred (programmed) from the register to the selected page on the rising edge of -WE following input of the "15H" command. After programming, the programmed data is transferred back to the register to be automatically verified by the device. If the programming does not succeed, the Program/Verify operation is repeated by the device until success is achieved or until the maximum loop number set in the device is reached.

Starting the above operation from 1st page of the selected erase blocks, and then repeating the operation total 31 times with incrementing the page address in the blocks, and then input the last page data of the blocks, "10H" command executes final programming.

In this full sequence, the command sequence is following.



After the "10H" command, the total results of the above operation is shown through the Status Read command.



The Status discription is following.

	STATUS		OUTPUT	I/O1 describes total Pass/Fail condition.
I/O1	Total Pass/Fail	Pass: 0	Fail: 1	If at least one fail occurred in 32 times $\times 4$
I/O2	District 0 Pass/Fail	Pass: 0	Fail: 1	(512 + 16 byte) page write operation, it shows "Fail" condition.
I/O3	District 1 Pass/Fail	Pass: 0	Fail: 1	I/O2 describes total Pass/Fail condition.
I/O4	District 2 Pass/Fail	Pass: 0	Fail: 1	If more than one fail occurred in 32 times $\times$
I/O5	District 3 Pass/Fail	Pass: 0	Fail: 1	1 (512 + 16 byte) page write operation in District 0 area, it shows "Fail" condition.
I/O6	Not Used	Do not care		
I/O7	Ready/Busy	Ready: 1	Busy: 0	I/O3, I/O4 and I/O5 are as same manner as I/O2.
I/O8	Write Protect	Protect: 0	Not Protect: 1	

## Internal addressing in relation with the Districts

To use Multi Block Program operation, the internal addressing should be conscious in relation with the District.

- The device consists from 4 Districts.
- Each District consists from 1024 erase blocks.
- The allocation rule is follows.
  - District 0: Block 0, Block 4, Block 8, Block 12, ...., Block 4092
  - District 1: Block 1, Block 5, Block 9, Block 13, ...., Block 4093
  - District 2: Block 2, Block 6, Block10, Block 14, …., Block 4094
    - District 3: Block 3, Block 7, Block11, Block 15, ...., Block 4095

#### Address input restriction for the Multi Block Program operation

In selecting the blocks for the Multi Block Program operation, following is the restriction and acceptance.

(Restriction)

Maximum one block should be selected from each District.

The data input operation should be started from the same number page of the each selected block and then, the page number in the blocks should be same number at the same time programming.

(Acceptance)

There is no order limitation of the District for the address input.
Any number of the District can be select for the programming.
So, for example, following operation is in acceptance.
(80) [District 2] (11) (80) [District 0] (11) (80) [District 1] (15)

It requires no mutual address relation between the selected blocks from each District.

### Operating restriction during the Multi Block Program operation

#### (Restriction)

Starting from 1st page data input, until issuing "10H" command, any other command out of defined sequence can not be issued except Status Read command and Reset command.

(Acceptance)

The data input operation can be terminated with "10H" command instead of "15H" command in the middle of the page number in the block.

In this case the Status represents the reflected value accumulated from 1st page programming of this sequence and up to the last page programming terminated by "10H" command.

### Status Read operation


Untill the Ready condition after the programming terminated by "10H" command, effective bit in the Status data is limited on Ready/Busy bit.

In other words, Pass/Fail condition can be checked only in the Ready condition after "10H" command.

### Multi Block Erase

The device carries out a Multi Block Erase operation when it receives a "D0H" command after some sets of the address have been input.

After the "D0H" command, the total results of Erase operation is shown through the Status Read (2) command "71H".



The Status discription is following.

	STATUS		OUTPUT	
I/O1	Total Pass/Fail	Pass: 0	Fail: 1	I/O1 describes total Pass/Fail condition.
I/O2	District 0 Pass/Fail	Pass: 0	Fail: 1	If at least one fail occurred in Max 4 Blocks erase operation, it shows "Fail" condition.
I/O3	District 1 Pass/Fail	Pass: 0	Fail: 1	I/O2 describes Pass/Fail condition.
I/O4	District 2 Pass/Fail	Pass: 0	Fail: 1	If fail occurred in District 0 area, it shows
I/O5	District 3 Pass/Fail	Pass: 0	Fail: 1	"Fail" condition.
I/O6	Not Used	Do not care		I/O3, I/O4 and I/O5 are as same manner
1/07	Ready/Busy	Ready: 1	Busy: 0	as I/O2.
I/O8	Write Protect	Protect: 0	Not Protect: 1	

## Internal addressing in relation with the Districts

To use Multi Block Erase operation, the internal addressing should be conscious in relation with the Districts.

- The device consists from 4 Districts.
- Each District consists from 1024 erase blocks.
- The allocation rule is follows.
  - District 0: Block 0, Block 4, Block 8, Block 12, ...., Block 4092
  - District 1: Block 1, Block 5, Block 9, Block 13, …., Block 4093
  - District 2: Block 2, Block 6, Block10, Block 14, ...., Block 4094 District 3: Block 3, Block 7, Block11, Block 15, ...., Block 4095
  - DISTICT 5: DICK 5, DICK 7, DICK11, DICK 10, ..., DICK 4055

### Address input restriction for the Multi Block Erase operation

In selecting the blocks for the Multi Block Erase operation, following is the restriction and acceptance.

(Restriction) Maximum one block should be selected from each District.

(Acceptance)
There is no order limitation of the District for the address input.
Any number of the Districts can be select for the erase operation.
So, for example, following operation is in acceptance.
(60) [District 2] (60) [District 0] (60) [District 1] (D0)


It requires no mutual address relation between the selected blocks from each District.

### <u>Reset</u>

The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 volts and the device enters Wait state.

The response to an "FFH" Reset command input during the various device operations is as follows:

#### When a Reset (FFH) command is input during programming




# ID Read (1)

TOSHIBA

The TC58512 contains ID codes which identify the device type and the manufacturer.

The TC58512 has 2 types of ID read command, i.e. ID Read (1) command 90H and ID Read (2) command 91H. ID Read (1) command 90H provides maker code and device code. The ID codes can be read out under the following timing conditions:



For the specifications of the access times  $t_{\mbox{REAID}},\,t_{\mbox{CR}}$  and  $t_{\mbox{AR1}}$  refer to the AC Characteristics.


Figure 13. ID Read timing

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hex Data
Maker code	1	0	0	1	1	0	0	0	98H
Device code	0	1	1	1	0	1	1	0	76H

Table 6. ID Codes read out by ID read command (1) 90H

## ID Read (2)

ID Read (2) command 91H provides ×4-block mode availability. If ID code read out by 91H is 20H, it indicates the device has ×4-block mode.



For the specifications of the access times  $t_{\mbox{REAID}},\,t_{\mbox{CR}}$  and  $t_{\mbox{AR1}}$  refer to the AC Characteristics.

Figure 14. ID Read timing

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hex Data
Extended ID code	0	0	1	0	0	0	0	0	20H

Table 7. ID Codes read out by command 91H

## **APPLICATION NOTES AND COMMENTS**

#### (1) Power-on/off sequence:

The  $\overline{WP}$  signal is useful for protecting against data corruption at power-on/off. The following timing sequence is necessary.

The  $\overline{WP}$  signal may be negated any time after the V<sub>CC</sub> reaches 2.5 V and  $\overline{CE}$  signal is kept high in power up sequence.





Figure 15. Power-on/off Sequence

In order to operate this device stably, after V<sub>CC</sub> becomes 2.5 V, it recommends starting access after about 200  $\mu s.$ 

#### (2) Status after power-on

The following sequence is necessary because some input signals may not be stable at power-on.





#### (3) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(4) Restriction of command while Busy state

During Busy state, do not input any command except 70H, 71H and FFH.

Programming cannot be executed.

(5) Acceptable commands after Serial Input command "80H"

Once the Serial Input command "80H" has been input, do not input any command other than the Program Execution command "10H", "11H" or "15H" or the Reset command "FFH".

If a command other than "10H", "11H", "15H" or "FFH" is input, the Program operation is not performed.

Command other than

"10H", "11H", "15H" or "FFH"

For this operation the "FFH" command is needed.

#### (6) Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.




Figure 17. page programming within a block

(7) Status Read during a Read operation




Figure 18.

The device status can be read out by inputting the Status Read command "70H" in Read mode.

Once the device has been set to Status Read mode by a "70H" command, the device will not return to Read mode.

Therefore, a Status Read during a Read operation is prohibited.

However, when the Read command "00H" is input during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary

#### (8) Pointer control for "00H", "01H" and "50H"

The device has three Read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and Figure 14 is a block diagram of their operations.





Figure 19. Pointer control

The pointer is set to region A by the "00H" command, to region B by the "01H" command, and to region C by the "50H" command.

#### (Example)

The "00H" command must be input to set the pointer back to region A when the pointer is pointing to region C.



To program region C only, set the start point to region C using the 50H command.





Figure 20. Example of How to Set the Pointer

(9)  $RY/\overline{BY}$ : termination for the Ready/Busy pin ( $RY/\overline{BY}$ )


A pull-up resistor needs to be used for termination because the  $RY/\overline{BY}$  buffer consists of an open drain circuit.




## (10) Note regarding the $\overline{WP}$ signal

The Erase and Program operations are automatically reset when  $\overline{WP}$  goes Low. The operations are enabled and disabled as follows:


### Enable Programming




Disable Programming



Enable Erasing




Disable Erasing



(11) When five address cycles are input

Although the device may read in a fifth address, it is ignored inside the chip.

#### Read operation



 $\overline{\text{WE}}$  Internal read operation starts when  $\overline{\text{WE}}$  goes High in the fourth cycle.

Program operation




Figure 23.

2001-03-05 39/43

Figure 22.

(12) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 3 segments. Each segment can be programmed individually as follows:




Figure 24.

Note: The input data for unprogrammed or previously programmed page segments must be "1" (i.e. the inputs for all page bytes outside the segment which is to be programmed should be set to all "1").

#### (13) Note regarding the $\overline{\text{RE}}$ signal

 $\overline{\text{RE}}$  The internal column address counter is incremented synchronously with the  $\overline{\text{RE}}$  clock in Read mode. Therefore, once the device has been set to Read mode by a "00H", "01H" or "50H" command, the internal column address counter is incremented by the  $\overline{\text{RE}}$  clock independently of the address input timing, If the  $\overline{\text{RE}}$  clock input pulses start before the address input, and the pointer reaches the last column address, an internal read operation (array to register) will occur and the device will enter Busy state. (Refer to Figure 25.)





Figure 25.

Hence the  $\ \overline{\text{RE}}\$  clock input must start after the address input.

#### (14) Invalid blocks (bad blocks)

The device contains unusable blocks. Therefore, at the time of use, please check whether a block is bad and do not use these bad blocks.



At the time of shipment, all data bytes in a Valid Block are FFH. For Bad Block, all bytes are not in the FFH state. Please don't perform erase operation to Bad Block.


Check if the device has any bad blocks after installation into the system. Figure 27 shows the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the Bit line by the Select gate

The number of valid blocks at the time of shipment is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	4016	—	4096	Block

Bad Block Test Flow



\*1: No erase operation is allowed to detected bad blocks

Figure 27


### (15) Failure phenomena for Program and Erase operations

The device may fail during a Program or Erase operation. The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE			
Block	Erase Failure	Status Read after Erase $\rightarrow$ Block Replacement			
Page	Programming Failure	Status Read after Program $\rightarrow$ Block Replacement			
	Programming	(1) Block Verify after Program $\rightarrow$ Retry			
Single Bit	Failure $1 \rightarrow 0$	(2) ECC			

- ECC: Error Correction Code
- Block Replacement

#### Program




When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using an another appropriate scheme).

#### Erase

When an error occurs in an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

# Package Dimensions

Unit: mm



Weight: 0.53 g (typ.)