

Data Sheet September 22, 2003 FN7280.1

### High Performance Pin Driver

# élantec.

The EL7156 high performance pin driver with 3-state is suited to many ATE and level-shifting applications.

The 3.5A peak drive capability makes this part an excellent choice when driving high capacitance loads.


The output pin OUT is connected to input pins  $V_H$  or  $V_L$  respectively, depending on the status of the IN pin. When the OE pin is active low, the output is placed in the 3-state mode. The isolation of the output FETs from the power supplies enables  $V_H$  and  $V_L$  to be set independently, enabling levelshifting to be implemented. Related to the EL7155, the EL7156 adds a lower supply pin  $V_{S^-}$  and makes  $V_L$  an isolated and independent input. This feature adds applications flexibility and improves switching response due to the increased enhancement of the output FETs.

This pin driver has improved performance over existing pin drivers. It is specifically designed to operate at voltages down to 0V across the switch elements while maintaining good speed and on-resistance characteristics.

Available in the 8-pin SO and 8-pin PDIP packages, the EL7156 is specified for operation over the full -40°C to +85°C temperature range.

#### **Pinout**

EL7156 (8-PIN PDIP, SO) TOP VIEW



#### **Features**

- Clocking speeds up to 40MHz
- 15ns tr/tf at 2000pF C<sub>LOAD</sub>
- 0.5ns rise and fall times mismatch
- 0.5ns TON-TOFF prop delay mismatch
- 3.5pF typical input capacitance
- · 3.5A peak drive
- Low on resistance of 3.5Ω
- High capacitive drive capability
- · Operates from 4.5V to 18V

### **Applications**

- · ATE/burn-in testers
- · Level shifting
- IGBT drivers
- CCD drivers

### **Ordering Information**

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL7156CN	8-Pin PDIP	-	MDP0031
EL7156CS	8-Pin SO	-	MDP0027
EL7156CS-T7	8-Pin SO	7"	MDP0027
EL7156CS-T13	8-Pin SO	13"	MDP0027

### **Absolute Maximum Ratings** (T<sub>A</sub> = 25°C)

Supply Voltage (V <sub>S</sub> + to V <sub>S</sub> -)	Ambient Operating Temperature
Input VoltageV <sub>S</sub> 0.3V, V <sub>S</sub> +0.3V	Operating Junction Temperature
Continuous Output Current	Power Dissipation see curves
Storage Temperature Range65°C to +150°C	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

### **Electrical Specifications** $V_S$ + = +15V, $V_H$ = +15V, $V_L$ = 0V, $V_S$ - = 0V, $T_A$ = 25°C, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT			<u>'</u>		'	'
V <sub>IH</sub>	Logic '1' Input Voltage		2.4			V
l <sub>IH</sub>	Logic '1' Input Current	V <sub>IH</sub> = V <sub>S</sub> +		0.1	10	μA
V <sub>IL</sub>	Logic '0' Input Voltage				0.8	V
I <sub>IL</sub>	Logic '0' Input Current	V <sub>IL</sub> = 0V		0.1	10	μA
C <sub>IN</sub>	Input Capacitance			3.5		pF
R <sub>IN</sub>	Input Resistance			50		ΜΩ
OUTPUT			•		1	1
R <sub>OVH</sub>	ON Resistance V <sub>H</sub> to OUT	I <sub>OUT</sub> = -200 mA		2.7	4.5	Ω
R <sub>OVL</sub>	ON Resistance V <sub>L</sub> to OUT	I <sub>OUT</sub> = +200 mA		3.5	5.5	Ω
lout	Output Leakage Current	OE = 0V, OUT = V <sub>H</sub> /V <sub>L</sub>		0.1	10	μA
I <sub>PK</sub>	Peak Output Current	Source		3.5		Α
	(linear resistive operation)	Sink		3.5		Α
I <sub>DC</sub>	Continuous Output Current	Source/Sink	200			mA
POWER SUPPL	.Y		<u> </u>	11	1	1
Is	Power Supply Current	Inputs = V <sub>S</sub> +		1.3	3	mA
I <sub>VH</sub>	Off Leakage at V <sub>H</sub> and V <sub>L</sub>	$V_H$ , $V_L = 0V$		4	10	μA
SWITCHING CH	IARACTERISTICS		<u> </u>	11	1	1
t <sub>R</sub>	Rise Time	C <sub>L</sub> = 2000pF		14.5		ns
t <sub>F</sub>	Fall Time	C <sub>L</sub> = 2000pF		15		ns
$t_{RF\Delta}$	t <sub>R</sub> , t <sub>F</sub> Mismatch	C <sub>L</sub> = 2000pF		0.5		ns
t <sub>D-1</sub>	Turn-Off Delay Time	C <sub>L</sub> = 2000pF		9.5		ns
t <sub>D-2</sub>	Turn-On Delay Time	C <sub>L</sub> = 2000pF		10		ns
$t_{D\Delta}$	t <sub>D-1</sub> -t <sub>D-2</sub> Mismatch	C <sub>L</sub> = 2000pF		0.5		ns
t <sub>D-3</sub>	3-state Delay Enable			10		ns
t <sub>D-4</sub>	3-state Delay Disable			10		ns

### EL7156

# **Electrical Specifications** $V_S+ = +5V$ , $V_H = +5V$ , $V_L = -5V$ , $V_{S^-} = -5V$ , $V_A = 25^{\circ}C$ , unless otherwise specified

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT			•	•	1	
V <sub>IH</sub>	Logic '1' Input Voltage		2.0			V
I <sub>IH</sub>	Logic '1' Input Current	V <sub>IH</sub> = V <sub>S</sub> +		0.1	10	μA
V <sub>IL</sub>	Logic '0' Input Voltage				0.8	V
I <sub>IL</sub>	Logic '0' Input Current	V <sub>IL</sub> = 0V		0.1	10	μA
C <sub>IN</sub>	Input Capacitance			3.5		pF
R <sub>IN</sub>	Input Resistance			50		ΜΩ
OUTPUT			1		1	
R <sub>OVH</sub>	ON Resistance V <sub>H</sub> to OUT	I <sub>OUT</sub> = -200mA		3.4	5	Ω
R <sub>OVL</sub>	ON Resistance V <sub>L</sub> to OUT	I <sub>OUT</sub> = +200mA		4	6	Ω
lout	Output Leakage Current	OE = 0V, OUT = V <sub>H</sub> /V <sub>L</sub>		0.1	10	μA
I <sub>PK</sub>	Peak Output Current	Source		3.5		А
	(linear resistive operation)	Sink		3.5		Α
I <sub>DC</sub>	Continuous Output Current	Source/Sink	200			mA
POWER SUPPLY	,	1	-	1	1	l .
I <sub>S</sub>	Power Supply Current	Inputs = V <sub>S</sub> +		1	2.5	mA
V <sub>H</sub>	Off Leakage at V <sub>H</sub> and V <sub>L</sub>	$V_H$ , $V_L = 0V$		4	10	μA
SWITCHING CHA	RACTERISTICS		1		1	
t <sub>R</sub>	Rise Time	C <sub>L</sub> = 2000pF		17		ns
t <sub>F</sub>	Fall Time	C <sub>L</sub> = 2000pF		17		ns
$t_{RF\Delta}$	t <sub>R</sub> , t <sub>F</sub> Mismatch	C <sub>L</sub> = 2000pF		0		ns
t <sub>D-1</sub>	Turn-Off Delay Time	C <sub>L</sub> = 2000pF		11.5		ns
t <sub>D-2</sub>	Turn-On Delay Time	C <sub>L</sub> = 2000pF		12		ns
$t_{D\Delta}$	t <sub>D-1</sub> -t <sub>D-2</sub> Mismatch	C <sub>L</sub> = 2000pF		0.5		ns
t <sub>D-3</sub>	3-state Delay Enable			10		ns
t <sub>D-4</sub>	3-state Delay Disable			10		ns

## **Typical Performance Curves**




FIGURE 1. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 3. QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 5. RISE/FALL TIME vs SUPPLY VOLTAGE




FIGURE 2. INPUT THRESHOLD vs SUPPLY VOLTAGE




FIGURE 4. "ON" RESISTANCE vs SUPPLY VOLTAGE




FIGURE 6. RISE/FALL TIME vs TEMPERATURE

### Typical Performance Curves (Continued)




FIGURE 7. PROPAGATION DELAY vs SUPPLY VOLTAGE




FIGURE 9. RISE/FALL TIME vs LOAD CAPACITANCE




FIGURE 11. SUPPLY CURRENT vs FREQUENCY




FIGURE 8. PROPAGATION DELAY vs TEMPERATURE




FIGURE 10. SUPPLY CURRENT vs LOAD CAPACITANCE




FIGURE 12. V<sub>H</sub> SUPPLY CURRENT vs FREQUENCY


## Truth Table

OE	IN	OUT
0	0	3-state
0	1	3-state
1	0	V <sub>H</sub>
1	1	VL


## Operating Voltage Range

PIN	MIN	MAX
GND - V <sub>S</sub> -	-5	0
V <sub>S</sub> + - V <sub>S</sub> -	5	18
V <sub>H</sub> - V <sub>L</sub>	0	18
V <sub>S</sub> + - V <sub>H</sub>	0	18
V <sub>S</sub> + - GND	5	18
V <sub>L</sub> - V <sub>S</sub> -	0	18
3-state Output	VL	V <sub>H</sub>

## **Timing Diagram**




## Standard Test Configuration



## Pin Descriptions

PIN	NAME	FUNCTION	EQUIVALENT CIRCUIT
1	VS+	Positive Supply Voltage	
2	OE	Output Enable	INPUT O VS+0 CIRCUIT 1
3	IN	Input	Reference Circuit 1
4	GND	Ground	
5	VS-	Negative Supply Voltage	
6	VL	Lower Output Voltage	
7	OUT	Output	V <sub>S</sub> -O
8	VH	High Output Voltage	

## Block Diagram



### Applications Information

#### **Product Description**

The EL7156 is a high performance 40MHz pin driver. It contains two analog switches connecting  $V_H$  and  $V_L$  to OUT. Depending on the value of the IN pin, one of the two switches will be closed and the other switch open. An output enable (OE) is also supplied which opens both switches simultaneously.

Due to the topology of the EL7156, both the  $V_H$  and  $V_L$  pins can be connected to any voltage between the  $V_S$ + and  $V_S$ -pins, but  $V_H$  must be greater than  $V_L$  in order to prevent turning on the body diode at the output stage.

The EL7156 is available in both the 8-pin SO and the 8-pin PDIP packages. The relevant package should be chosen depending on the calculated power dissipation.

#### 3-state Operation

When the OE pin is low, the output is 3-state (floating.) The output voltage is the parasitic capacitance's voltage. It can be any voltage between  $V_H$  and  $V_L$ , depending on the previous state. At 3-state, the output voltage can be pushed to any voltage between  $V_H$  and  $V_L$ . The output voltage can't be pushed higher than  $V_H$  or lower than  $V_L$  since the body diode at the output stage will turn on.

#### Supply Voltage Range and Input Compatibility

The EL7156 is designed for operation on supplies from 5V to 15V (4.5V to 18V maximum). The table on page 6 shows the specifications for the relationship between the V<sub>S</sub>+, V<sub>S</sub>-, V<sub>H</sub>, V<sub>L</sub>, and GND pins.

All input pins are compatible with both 3V and 5V CMOS signals. With a positive supply ( $V_S+$ ) of 5V, the EL7156 is also compatible with TTL inputs.

#### Power Supply Bypassing

When using the EL7156, it is very important to use adequate power supply bypassing. The high switching currents developed by the EL7156 necessitate the use of a bypass capacitor between the supplies (VS+ & VS-) and GND pins. It is recommended that a 2.2µF tantalum capacitor be used in parallel with a 0.1µF low-inductance ceramic MLC capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the VH and VL pins have some level of bypassing, especially if the EL7156 is driving highly capacitive loads.

#### **Power Dissipation Calculation**

When switching at high speeds, or driving heavy loads, the EL7156 drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below  $T_{\mbox{\scriptsize JMAX}}$  (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting the package type.

Power dissipation may be calculated:

$$\mathsf{PD} = (\mathsf{V}_\mathsf{S} \times \mathsf{I}_\mathsf{S}) + (\mathsf{C}_\mathsf{VS} \times \mathsf{V}_\mathsf{S}^2 \times \mathsf{f}) + [(\mathsf{C}_\mathsf{INT} + \mathsf{C}_\mathsf{L}) \times \mathsf{V}_\mathsf{OUT}^2 \times \mathsf{f}]$$

#### where:

 $V_S$  is the total power supply to the EL7156 (from  $V_S$ + to GND)

V<sub>OUT</sub> is the swing on the output (V<sub>H</sub> - V<sub>L</sub>)

C<sub>VS</sub> is the integral capacitance due to V<sub>S</sub>+

 $C_{\mbox{\footnotesize{INT}}}$  is the integral load capacitance due to  $V_{\mbox{\footnotesize{H}}}$ 

 $I_S$  is the quiescent supply current (3mA max)

f is frequency

**TABLE 1. INTEGRAL CAPACITANCE** 

V <sub>S</sub> +=V <sub>H</sub> (V)	C <sub>VS</sub> (pF)	C <sub>INT</sub> (pF)
5	80	120
10	85	145
15	90	180

Having obtained the application's power dissipation, a maximum package thermal coefficient may be determined, to maintain the internal die temperature below  $T_{\mbox{\scriptsize JMAX}}$ :

$$\theta_{JA} = \frac{T_{JMAX} - T_{MAX}}{PD}$$

#### where:

T<sub>JMAX</sub> is the maximum junction temperature (125°C)

T<sub>MAX</sub> is the maximum operating temperature

PD is the power dissipation calculated above

 $\theta_{JA}$  thermal resistance on junction to ambient


 $\theta_{JA}$  is 160°C/W for the SO8 package and 100°C/W for the PDIP8 package when using a standard JEDEC JESD51-3 single-layer test board. If  $T_{JMAX}$  is greater than 125°C when calculated using the equation above, then one of the following actions must be taken:


Reduce  $\theta_{JA}$  the system by designing more heat-sinking into the PCB (as compared to the standard JEDEC JESD51-3)

Use the PDIP8 instead of the SO8 package

De-rate the application either by reducing the switching frequency, the capacitive load, or the maximum operating (ambient) temperature (T<sub>MAX</sub>)

## **SO Package Outline Drawing**





			DII	MENSION TABLE				
Symbol	S0-8	SO-14	S016 (0.150")	S016 (0.300") (S0L-16)		S024 (S0L-24)	S028 (S0L-28)	Tolerance
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX.
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	+/- 0.003
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	+/- 0.002
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	+/- 0.003
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	+/- 0.001
D (1)(3)	0.193	0.341	0.390	0.406	0.504	0.606	0.704	+/- 0.004
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	+/- 0.008
E1 (2)(3)	0.154	0.154	0.154	0.295	0.295	0.295	0.295	+/- 0.004
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	+/- 0.009
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference
N	8	14	16	16	20	24	28	Referenc


Drawing #: MDP0027
Rev: L
Date: 2/15/01
Units: Inches
JEDEC Reg: MS-012/013
<u></u>

PACKAGE OUTLINE DRAWING SMALL OUTLINE (SO) PACKAGE FAMILY



- (1) Plastic or metal protrusions of 0.006" maximum per side are not included.
- (2) Plastic interlead protrusions of 0.010" maximum per side are not included.
- (3) Dimensions  $^{\prime\prime}D^{\prime\prime}$  and  $^{\prime\prime}E1^{\prime\prime}$  are measured at Datum Plane  $^{\prime\prime}H^{\prime\prime}.$
- (4) Dimensioning and tolerancing per ASME Y14.5M-1994.

### PDIP Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at <a href="http://www.intersil.com/design/packages/index.asp">http://www.intersil.com/design/packages/index.asp</a>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com