## TA0102A

## STEREO 150W (4 $\Omega$ ) CLASS-T DIGITAL AUDIO AMPLIFIER DRIVER USING DIGITAL POWER PROCESSING (DPP ${ }^{\text {TM }}$ ) TECHNOLOGY

## Technical Information

## GENERAL DESCRIPTION

The TA0102A is a 150 W continuous average ( $4 \Omega$ ), two channel Amplifier Driver Module which uses Tripath's proprietary Digital Power Processing (DP ${ }^{\top M}$ ) technology. Class-T amplifiers offer both the audio fidelity of Class-AB and the power efficiency of Class-D amplifiers.

## Applications

> Audio/Video
> Amplifiers/Receivers
$>$ Pro-audio Amplifiers
> Automobile Power Amplifiers
> Subwoofer Amplifiers

## Benefits

> Reduced system cost with smaller/less expensive power supply and heat sink
> Signal fidelity equal to high quality ClassAB amplifiers
> High dynamic range compatible with digital media such as CD and DVD

## Features

> Class-T architecture
> Proprietary Digital Power Processing technology
> Supports wide range of output power levels
> "Audiophile" Quality Sound
> 0.05\% THD+N@ 20W, $8 \Omega$
$>0.03 \%$ IHF-IM @ 30W, $8 \Omega$
$>80 \mathrm{~W} @ 8 \Omega, 0.1 \% \mathrm{THD}+\mathrm{N}, \mathrm{v}_{\mathrm{s}}=+/-45 \mathrm{~V}$
$>150 \mathrm{~W} @ 4 \Omega, 0.1 \% \mathrm{THD}+\mathrm{N}, \mathrm{V}_{\mathrm{s}}=+/-45 \mathrm{~V}$
> High Power
$>100 \mathrm{~W} @ 8 \Omega, 1 \% \mathrm{THD}+\mathrm{N}, \mathrm{v}_{\mathrm{s}}=+/-45 \mathrm{~V}$
$>170 \mathrm{~W} @ 4 \Omega, 1 \% \mathrm{THD}+\mathrm{N}, \mathrm{V}_{\mathrm{s}}=+/-45 \mathrm{~V}$
> High Efficiency
> 90\% @ 85W @ 8 $\mathrm{V}_{\mathrm{S}}=+/-33.75 \mathrm{~V}$
$>88 \%$ @ 155W @ 4 $\mathrm{V}_{\mathrm{V}} \mathrm{V}_{\mathrm{s}}=+/-33.75 \mathrm{~V}$
Dynamic Range = 108 dB
> Requires only N-Channel MOSFET output transistors
> High power supply rejection ratio
> Mute input
> Outputs short circuit protected
> Over- and under-voltage protection
> Bridgeable, single-ended outputs
> 38-pin quad package
Supports 100kHz BW of Super Audio CD and DVD-Audio (refer to Application Note for specifics)

Typical Performance



## Absolute Maximum Ratings

| SYMBOL | PARAMETER | VALUE | UNITS |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{S}}$ | Supply Voltage (VPos \& $\mathrm{V}_{\text {SNEG }}$ ) | $+/-70$ | V |
| V5 | Positive 5V Bias Supply | 6 | V |
| VN12 | Supply Voltage: Nominal +12V referenced to $\mathrm{V}_{\text {SNEG }}$ | 18 | V |
| $\mathrm{~T}_{\text {SToRE }}$ | Storage Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating Free-air Temperature Range | -20 to +80 | ${ }^{\circ} \mathrm{C}$ |

Notes: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Damage will occur to the device if VN12 is not supplied or falls below the recommended operating voltage when $V_{S}$ is within its recommended operating range.
Operating Conditions

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {s }}$ | Supply Voltage $\left(\mathrm{V}_{\text {spos }} \& \mathrm{~V}_{\text {sneg }}\right)$ | $+/-28$ |  | $+/-49$ | V |
| V5 | Positive 5V Bias Supply | 4.5 | 5 | 5.5 | V |
| VN12 | Supply Voltage: Nominal +12 V referenced to $\mathrm{V}_{\text {SNEG }}$ | 10.8 | 12 | 13.2 | V |

Note: Operating Conditions indicate conditions for which the device is functional. See Electrical Characteristics for guaranteed specific performance limits.

## Electrical Characteristics

Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. See Notes $1 \& 2$ for Operating Conditions and Test/Application Circuit Setup.

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {a }}$ |   <br> Quiescent Current +33.75 V <br> (no load, BBM0=BBM1=0) -33.75 V <br>  +5 V <br>  VN12 |  | $\begin{aligned} & \hline 25 \\ & 30 \\ & 45 \\ & 110 \end{aligned}$ | $\begin{aligned} & \hline 75 \\ & 50 \\ & 65 \\ & 160 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{5}$ |  |  | $\begin{aligned} & \hline 5.1 \\ & 5.2 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{A} \\ & \mathrm{~A} \end{aligned}$ |
| 15 | Source Current for 5V Bias Supply @ $\mathrm{P}_{\text {OUt }}=150 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=4 \Omega$ |  | 42 |  | mA |
| VN12 | Source Current for VN12 Supply @ $\mathrm{P}_{\text {OUT }}=150 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=4 \Omega$ |  | 46 |  | mA |
| $\mathrm{V}_{\mathrm{u}}$ | Under Voltage ( $\mathrm{V}_{\text {spos }}$ \& $\mathrm{V}_{\text {sneg }}$ ) |  |  | +/-28 | V |
| $\mathrm{V}_{0}$ | Over Voltage ( $\mathrm{V}_{\text {spos }} \& \mathrm{~V}_{\text {sneg }}$ ) | +/-49 |  |  | V |
| $\mathrm{V}_{\text {IH }}-$ MUTE | High-level Input Voltage (MUTE) | 3.5 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ - MUTE | Low -level Input Voltage (MUTE) |  |  | 1 | V |
| IDDMUTE | Mute Supply Current +33.75 V <br> (no load, 145nS delay) -33.75 V <br>  +5 V <br>  VN12 |  | 0.315 <br> 4 <br> 18 <br> 0.475 | $\begin{gathered} 2 \\ 5 \\ 25 \\ 2 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OH }}$ | High-level Output Voltage (HMUTE \& OVERLOADB) | 3.5 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low -level Output Voltage (HMUTE \& OVERLOADB) |  |  | 1 | V |
| $\mathrm{V}_{\text {ToC }}$ | Over Current Sense Voltage Threshold | 0.63 | 0.70 | 0.77 | V |
| $\mathrm{A}_{\mathrm{v}}$ | Gain Ratio $\mathrm{V}_{\mathrm{o}} \mathrm{V}_{\mathrm{l}}, \mathrm{R}_{\mathrm{IN}}=0 \Omega$ |  | 77 |  | V/V |
| Voffset | Offset Voltage, no load, MUTE = Logic low (before nulling) |  |  | 500 | mV |

Minimum and maximum limits are guaranteed but may not be $100 \%$ tested.

## Performance Characteristics - Single Ended, Vs = $\mathbf{+ 4 5} \mathrm{V}$

Unless otherwise specified, $\mathrm{f}=1 \mathrm{kHz}$, Measurement Bandwidth $=22 \mathrm{kHz} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
See Notes $1 \& 2$ for Operating Conditions and Test/Application Circuit Setup.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\text {OUT }}$ | Output Pow er (Continuous Average/Channel) | THD $+\mathrm{N}=0.1 \%$ $\mathrm{R}_{\mathrm{L}}=8 \Omega$ <br>  $\mathrm{R}_{\mathrm{L}}=4 \Omega$ <br> THD $+\mathrm{N}=1 \%$ $\mathrm{R}_{\mathrm{L}}=8 \Omega$ <br>  $\mathrm{R}_{\mathrm{L}}=4 \Omega$ |  | $\begin{gathered} \hline 80 \\ 130 \\ 100 \\ 170 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{W} \\ & \mathrm{w} \\ & \mathrm{w} \\ & \mathrm{~W} \end{aligned}$ |
| THD + N | Total Harmonic Distortion Plus Noise | $\mathrm{P}_{\mathrm{O}}=20 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 0.05 |  | \% |
| IHF-IM | IHF Intermodulation Distortion | $\begin{aligned} & 19 \mathrm{kHz}, 20 \mathrm{kHz}, 1: 1(\mathrm{HF}), \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{P}_{\text {out }}=30 \mathrm{~W} / \text { Channel } \end{aligned}$ |  | 0.05 |  | \% |
| SNR | Signal-to-Noise Ratio | A-Weighted, $\mathrm{P}_{\text {OUT }}=88 \mathrm{~W} / \mathrm{Ch}, \mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 98.5 |  | dB |
| CS | Channel Separation | $0 \mathrm{dBr}=30 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 85 |  | dB |
| PSRR | Pow er Supply Rejection Ratio | $\mathrm{f}=120 \mathrm{~Hz}$, Vripple $=100 \mathrm{mV}$ |  | 67 |  | dB |
| $\eta$ | Pow er Efficiency | $\mathrm{P}_{\text {OUT }}=230 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=4 \Omega$ |  | 82 |  | \% |
| $\mathrm{e}_{\text {NOUT }}$ | Output Noise Voltage | A-Weighted, no signal, input shorted, DC offset nulled to zero |  | 300 |  | $\mu \mathrm{V}$ |

## Performance Characteristics $\mathbf{-}$ Single Ended, Vs $=\mathbf{\pm 3 3 . 7 5 V}$

Unless otherwise specified, $\mathrm{f}=1 \mathrm{kHz}$, Measurement Bandwidth $=22 \mathrm{kHz} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
See Notes 1 \& 2 for Operating Conditions and Test/Application Circuit Setup.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\text {OUt }}$ | Output Pow er (Continuous Average/Channel) | THD $+\mathrm{N}=0.1 \%$ $\mathrm{R}_{\mathrm{L}}=8 \Omega$ <br>  $\mathrm{R}_{\mathrm{L}}=4 \Omega$ <br> THD $+\mathrm{N}=1 \%$ $\mathrm{R}_{\mathrm{L}}=8 \Omega$ <br>  $\mathrm{R}_{\mathrm{L}}=4 \Omega$ |  | $\begin{gathered} \hline 47 \\ 77 \\ 65 \\ 110 \end{gathered}$ |  | $\begin{aligned} & W \\ & w \\ & w \\ & w \end{aligned}$ |
| THD + N | Total Harmonic Distortion Plus Noise | $\mathrm{P}_{\mathrm{O}}=20 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 0.05 |  | \% |
| IHF-IM | IHF Intermodulation Distortion | $\begin{aligned} & 19 \mathrm{kHz}, 20 \mathrm{kHz}, 1: 1(\mathrm{HF}), \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & \mathrm{P}_{\text {out }}=30 \mathrm{~W} / \text { Channel } \\ & \hline \end{aligned}$ |  | 0.03 |  | \% |
| SNR | Signal-to-Noise Ratio | A-Weighted, $\mathrm{P}_{\text {OUT }}=47 \mathrm{~W} / \mathrm{Ch}, \mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 100 |  | dB |
| CS | Channel Separation | $0 \mathrm{dBr}=20 \mathrm{~W}, \mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 85 |  | dB |
| PSRR | Pow er Supply Rejection Ratio | $\mathrm{f}=120 \mathrm{~Hz}$, Vripple $=100 \mathrm{mV}$ |  | 67 |  | dB |
| $\eta$ | Pow er Efficiency | $\mathrm{P}_{\text {OUT }}=85 \mathrm{~W} /$ Channel, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ |  | 90 |  | \% |
| $\mathrm{e}_{\text {NOUT }}$ | Output Noise Voltage | A-Weighted, no signal, input shorted, DC offset nulled to zero |  | 195 |  | $\mu \mathrm{V}$ |

Minimum and maximum limits are guaranteed but may not be $100 \%$ tested.

## Notes:

1. $\mathrm{V} 5=+5 \mathrm{~V}, \mathrm{VN} 12=+12 \mathrm{~V}$ referenced to $\mathrm{V}_{\text {SNEG }}$
2. Test/Application Circuit Values: $\quad \mathrm{D}=\mathrm{MUR} 120 \mathrm{~T} 3$ diodes, $\mathrm{R}_{\mathrm{IN}}=22.1 \mathrm{~K} \Omega$
$R_{D}=33 \Omega R_{S}=0.025 \Omega R_{G}=30 \Omega$
$R_{\text {OCR } 1}=R_{\text {OCR } 2}=0 \Omega, L_{F}=18 \mathrm{uH}$ (Amidon core T200-2)
$C_{F}=0.22 u F, C_{D}=0.1 u F, C_{I N}=1 u F, C_{B Y}=0.1 u F$
Power Output MOSFET, M = ST STP19NB20
$\mathrm{BBM} 0=\mathrm{BBM} 1=1$

## Pin Description

| Pin | Function | Description |
| :---: | :---: | :--- |
| 1 | AGND | Analog Ground |
| 2 | OVERLOADB | Logic output. When low, indicates that the level of the input signal has <br> overloaded the amplifier. |
| 3 | V5 | Positive 5 Volts |
| 4 | MUTE | Logic input. When high, both amplifiers are muted. When low <br> (grounded), both amplifiers are fully operational. |
| 5,6 | IN2, IN1 | Single-ended input (Channel 1 \& 2) |
| 7,8 | BBM0, BBM1 | Break-before-make timing control |
| 9,12 | GNDKELVIN1, | Kelvin connection to speaker ground (Channel 1 \& 2) |
| 10,11 | GNDKELVIN2 | OCR2, OCR1 |
| 13,14 | OCS1L+, OCS1L- | Over-current threshold adjustment (Channel 1 \& 2) |
| 15,16 | OCS1H-, OCS1H+ | Over Current Sense resistor, Channel 1 low-side |
| 17,30 | LO1COM, LO2COM | Kelvin connection to sosistor, Channel 1 high-side of low-side transistor (Channel 1 \& 2) |
| 18,29 | FDBKN1;FDBKN2 | Feedback (Channel 1 \& 2) |
| 19 | VN12 | Voltage: +12 V from V 2 SNEG. Refer to Application Information section. |
| 20,27 | LO1, LO2 | Low side gate drive output (Channel 1 \& 2) |
| 21,26 | HO1COM, HO2COM | Kelvin connection to source of high-side transistor (Channel 1 \& 2) |
| 22,25 | HO1, HO2 | High side gate drive output (Channel 1 \& 2) |
| 23 | VSPOS | Positive supply voltage |
| 24 | VSNEG | Negative supply voltage |
| 28 | PGND | Power Ground |
| 31,32 | OCS2L-, OCS2L+ | Over Current Sense resistor, Channel 2 low-side |
| 33,34 | OCS2H-, OCS2H+ | Over Current Sense resistor, Channel 2 high-side |
| 35 | HMUTE | Logic output. When high, indicates that the output stages of both <br> amplifiers are shut off and muted. |
| $36,37,38$ | NC | Not Connected - Must Be Left Floating |



FIGURE 1

TEST/APPLICATION CIRCUIT


Figure 2

## Typical Performance at $\mathrm{Vs}=\boldsymbol{+ 4 5 V}$



Channel Separation versus Frequency



## Typical Performance at Vs $=\mathbf{+ 3 3 . 7 5 V}$



## Typical Performance



Intermodulation Performance


A-Weighted Noise FFT



Intermodulation Performance


Channel Separation versus Frequency


## Functional Description

## TA0102A Amplifier Operation

Figure 3 is a simplified diagram of one channel (channel 1) of a TA0102A amplifier to assist in understanding its operation.


Figure 3. Simplified TA0102A Amplifier
The audio input signal (IN1) is fed into the processor internal to the TA0102A, where a modulation pattern is generated. This pattern is spread spectrum and varies between approximately 200 kHz and 1.5 MHz . Complementary copies of the switching pattern are level-shifted by the MOSFET drivers and output from the TA0102A where they drive the gates (HO1 and LO1) of external power MOSFETs that are connected as a half bridge. The output of the half bridge is a power-amplified version of the switching pattern that switches between $\mathrm{V}_{\text {SPOS }}$ and $\mathrm{V}_{\text {SNEG }}$. This signal is then low-pass filtered to obtain amplified audio.

The processor portion of the TA0102A is operated from a 5 -volt supply (between V5 and AGND). In the generation of the complementary modulation pattern for the output MOSFETs, the processor inserts a "break-before-make" dead time between when it turns one transistor off and it turns the other one on in order to minimize shoot-through currents in the MOSFETs. The dead time can be programmed by setting the break-before-make control bits, BBM0 and BBM1. Feedback information from the output of the half-bridge is supplied to the processor via FDBKN1. Additional feedback information to account for ground bounce is supplied via GNDKELVIN1.

The MOSFET drivers in the TA0102A are operated from voltages obtained from VN12 and LO1COM for the low-side driver, and $\mathrm{V}_{\text {Bоoт }}$ (generated internal to the TA0102A) and HO1COM for the highside. Only N-Channel MOSFETs are required for both the top and bottom of the half bridge. VN12 must be a stable 12 V above $\mathrm{V}_{\text {SNEG }}$. The gate resistors, $\mathrm{R}_{\mathrm{G}}$, are used to control MOSFET slew rate and thereby minimize voltage overshoots.

## Over- and Under-Voltage Protection

The TA0102A senses the power rails through $\mathrm{V}_{\text {SPOs }}$ and $\mathrm{V}_{\text {SNEG }}$ for over- and under-voltage conditions. The over- and under-voltage limits are Vo and Vu respectively as specified in the Electrical Characteristics table. If the supply voltage exceeds Vo or drops below Vu, the TA0102A shuts off the output stages of the amplifiers and asserts a logic level high on HMUTE. The removal of the over-voltage or under-voltage condition returns the TA0102A to normal operation and returns HMUTE to a logic level low. Please note that the limits specified in the Electrical Characteristics table are at $25^{\circ} \mathrm{C}$ and these limits may change over temperature.

## Over-current Protection

The TA0102A has over-current protection circuitry to protect itself and the output transistors from short-circuit conditions. The TA0102A uses the voltage across a resistor, $\mathrm{R}_{\mathrm{S}}$ (measured via OCS1H+, OCS1H-, OCS1L+ and OCS1L-), that is in series with each output MOSFET to detect an over-current condition. $\mathrm{R}_{\mathrm{S}}$ and $\mathrm{R}_{\mathrm{OCR}}$ are used to set the over-current threshold. The OCS pins must be Kelvin connected for proper operation. See "Circuit Board Layout" in Applications Information for details. An over-current condition will cause the TA0102A to shut off the output stages of the amplifiers and supply a logic level high on HMUTE. The occurrence of an over-current condition is latched in the TA0102A and can be cleared by toggling the MUTE input or cycling power.

## Overload

When logic low, the OVERLOADB pin indicates that the level of the input signal has overloaded the amplifier and that the audio output signal is starting to distort. The OVERLOADB signal is active only when an overload is present. The OVERLOADB signal can be used to control a distortion indicator light or LED through a simple buffer circuit.

## Mute

When a logic high signal is supplied to MUTE, both amplifier channels are muted (both high- and low-side transistors are turned off) and a logic level high is output on the HMUTE pin. When a logic level low is supplied to MUTE, both amplifiers are fully operational and a logic level low is supplied on HMUTE. There is a delay of approximately 200 milliseconds between the de-assertion of MUTE and the un-muting of the TA0102A.

## Application Information

## Amplifier Gain and Input Resistor Selection

The value of the input resistor, $R_{I N}$, is based on the required voltage gain, $A_{V}$, of the amplifier according to:

$$
A_{V}=387 \times 10^{3} /\left(R_{I N}+5000\right)
$$

where $R_{I N}=$ Input resistor value in ohms.

## Input Capacitor Selection

$\mathrm{C}_{\mathbb{I N}}$ can be calculated once a value for $\mathrm{R}_{\mathbb{I N}}$ has been determined. $\mathrm{C}_{\mathbb{I N}}$ and $\mathrm{R}_{\mathbb{I N}}$ determine the input low-frequency pole. Typically this pole is set at $10 \mathrm{~Hz} . \mathrm{C}_{\mathrm{IN}}$ is calculated according to:

$$
\mathrm{C}_{\mathrm{IN}}=1 /\left(\left(2 \pi x \mathrm{f}_{\mathrm{P}}\right)\left(\mathrm{R}_{\mathrm{IN}}+5000\right)\right)
$$

where:
$\mathrm{R}_{\mathrm{IN}}=$ Input resistor value in ohms.
$f_{P}=$ Input low frequency pole (typically 10 Hz ).

## DC Offset Adjust

While the DC offset voltages that appear at the speaker terminals of a TA0102A amplifier are typically small, Tripath recommends that any offsets during operation be nulled out of the amplifier with a circuit like the one shown connected to IN1 and IN2 in the Test/Application Circuit. Nulling should be performed with the inputs shorted to ground.

It should be noted that even after nulling, the DC voltage on the output of a TA0102A amplifier with no load in mute mode is approximately 2.5 V . This offset does not need to be nulled. The output impedance of the amplifier in mute mode is approximately 10 KOhms . This means that the 2.5 V drops to essentially zero when a typical load is connected.

## Supply Voltage and Output Power

The relationship between the bipolar power supply voltage needed, $\mathrm{V}_{\mathrm{s}}$, for a given RMS output power, $\mathrm{P}_{\text {Out }}$, into a given load, $\mathrm{R}_{\mathrm{L}}$, at a given level of THD (total harmonic distortion) is approximated by:
$\mathrm{V}_{\mathrm{S}}=\left(2 \times \mathrm{R}_{\mathrm{L}} \times \mathrm{P}_{\text {OUT }}\right)^{0.5} /\left(\mathrm{K} \times \mathrm{R}_{\mathrm{L}} /\left(\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\text {COIL }}\right)\right)$
where:
$\mathrm{R}_{\mathrm{ON}}=$ The at-temperature $\mathrm{R}_{\mathrm{Dson}}$ of the output transistors, M .
$R_{\text {CoIL }}=$ Resistance of the output filter inductor.
$R_{S}=$ Sense Resistor
$\mathrm{K}=$ THD Factor, a number fixed by the algorithms in the TA0102A's signal processor that provides the relationship between THD at full output power of the amplifier and $\mathrm{V}_{\mathrm{S}}$. K corresponds to THD at full output power as follows:

| THD | $\underline{K}$ |
| :---: | :---: |
| $0.1 \%$ | 0.83 |
| $1 \%$ | 0.95 |
| $10 \%$ | 1.09 |

Typical measurement graphs of $P_{\text {out }}$ versus supply voltage for various levels of THD are also included in this data sheet to help determine the supply voltage.

## Bridged Operation

Note that the two channels of a TA0102A amplifier can be used to provide a single, bridged amplifier of almost four times the output power of one of the single-ended amplifier channels. To configure a bridged amplifier, the input to one TA0102A channel must be the inverted signal of the input to the other channel.

## Low-frequency Power Supply Pumping

A potentially troublesome phenomenon in single-ended switching amplifiers is power supply pumping. This is caused by current from the output filter inductor flowing into the power supply output filter capacitors in the opposite direction as a DC load would drain current from them. Under certain conditions (usually low-frequency input signals), this current can cause the supply voltage to "pump" (increase in magnitude) and eventually cause over-voltage/under-voltage shut down. Moreover, since over/under-voltage are not "latched" shutdowns, the effect would be an amplifier that oscillates between on and off states. If a DC offset on the order of 0.3 V is allowed to develop on the output of the amplifier (see "DC Offset Adjust"), the supplies can be boosted to the point where the amplifier's over-voltage protection triggers.

One solution to the pumping issue is to use large power supply capacitors to absorb the pumped supply current without significant voltage boost. The low frequency pole used at the input to the driver determines the value of the supply capacitor required. This works for AC signals only

Another solution to the supply pumping problem uses the fact that music has low frequency information that is correlated in both channels (it is in phase). This information can be used to eliminate boost by putting the two channels of a TA0102A amplifier out of phase with each other. This works because each channel is pumping out of phase with the other, and the net effect is a cancellation of pumping currents. The phase of the audio signals needs to be corrected by connecting one of the speakers in the opposite polarity as the other channel.

## CONTACT INFORMATION

## World Wide Sales Offices

| United States \& Europe | Jim Hauer | jhauer@tripath.com | 408.567 .3089 |
| :--- | :--- | :--- | :--- |
| SE Asia \& China | Eugene Hsu | ehsu@tripath.com | 886.2.2653.7428 |
| Japan \& Korea | Osamu Ito | ito@tripath.com | 81.42.334.2433 |

## TRIPATHTECHNOLOGY, INC

3900 Freedom Circle
Santa Clara
CA 95054
408.567.3000
www.tripath.com

