Features

- Six High-side and Six Low-side Drivers
- Outputs Freely Configurable as Switch, Half Bridge or H-bridge
- Capable to Switch all Kinds of Loads such as DC Motors, Bulbs, Resistors, Capacitors and Inductors
- 0.6 A Continuous Current per Switch
- Low-side: R_{DSon} < 1.5 Ω versus Total Temperature Range
- High-side: R_{DSon} < 2.0 Ω versus Total Temperature Range
- Very Low Quiescent Current Is < 20 μ A in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Undervoltage Protection
- Various Diagnosis Functions such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Operation Voltage up to 40 V
- Daisy Chaining Possible
- SO28 Power Package

Description

The T6816 is a fully protected driver interface designed in 0.8 μ m BCDMOS technology. It is especially suitable for truck or bus applications and the industrial 24-V supply. It controls up to 12 different loads via a 16-bit dataword.

Each of the six high-side and six low-side drivers is capable to drive currents up to 600 mA. The drivers are freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC is also designed to easily build H-bridges to drive DC motors in motion-control applications.

Protection is guaranteed in terms of short-circuit conditions, overtemperature and undervoltage. Various diagnosis functions and a very low quiescent current in standby mode open a wide range of applications.

Overvoltage protection is matched to the requirements of the 24-V industrial voltage and the 24-V automotive supply. Automotive qualification referring to conducted interferences, EMC protection and 2 kV ESD protection gives added value and enhanced quality for the exacting requirements of automotive applications.



40-V Dual Hex Output Driver with Serial Input Control


T6816

Rev. 4595B-BCD-05/03






Figure 1. Block Diagram



Pin Configuration

Figure 2. Pinning SO28



Pin Description

| Pin | Symbol | Function |
|-------------------|--------|--|
| 1 | LS5 | Low-side driver output 5; Power-MOS open drain with internal reverse diode; short-circuit protection; diagnosis for short and open load |
| 2 | HS5 | High-side driver output 5; Power-MOS open drain with internal reverse diode; short-circuit protection; diagnosis for short and open load |
| 3 | HS4 | High-side driver output 4; see Pin 2 |
| 4 | LS4 | Low-side driver output 4; see Pin 1 |
| 5 | VS | Power supply output stages HS4, HS5, HS6, internal supply; external connection to Pin 10 necessary |
| 6, 7, 8, 9 | GND | Ground; reference potential; internal connection to Pin 20 - 23; cooling tab |
| 10 | VS | Power supply output stages HS1, HS2 and HS3 |
| 11 | LS3 | Low-side driver output 3; see Pin 1 |
| 12 | HS3 | High-side driver output 3; see Pin 2 |
| 13 | HS2 | High-side driver output 2; see Pin 2 |
| 14 | LS2 | Low-side driver output 2; see Pin 1 |
| 15 | HS1 | High-side driver output 1; see Pin 2 |
| 16 | LS1 | Low-side driver output 1; see Pin 1 |
| 17 | INH | Inhibit input; 5 V logic input with internal pull down; low = standby, high = normal operating |
| 18 | DO | Serial data output; 5 V CMOS logic level tri-state output for output (status) register data; sends 16-bit status information to the ∞ C (LSB is transferred first). Output will remain tri-stated unless device is selected by CS = low, therefore, several ICs can operate on one data output line only. |
| 19 | VCC | Logic supply voltage (5 V) |
| 20, 21, 22, 23 | GND | Ground; see Pin 6 – 9 |
| 24 | CS | Chip select input; 5 V CMOS logic level input with internal pull up; low = serial communication is enabled, high = disabled |
| 25 | CLK | Serial clock input; 5 V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register (f _{max} = 2 MHz) |
| 26 | DI | Serial data input; 5 V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first |
| 27 | LS6 | Low-side driver output 6; see Pin 1 |
| 28 | HS6 | High-side driver output 6; see Pin 2 |







Functional Description

Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, Pin DO is in tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.





| Table I. Input Data Protocol | Table 1. | Input Data Protocol |
|------------------------------|----------|---------------------|
|------------------------------|----------|---------------------|

| Bit | Input Register | Function |
|-----|----------------|---|
| 0 | SRR | Status register reset (high = reset; the bits PSF, SCD and overtemperature shutdown in the output data register are set to low) |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on) |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on) |
| 3 | LS2 | See LS1 |
| 4 | HS2 | See HS1 |
| 5 | LS3 | See LS1 |
| 6 | HS3 | See HS1 |
| 7 | LS4 | See LS1 |
| 8 | HS4 | See HS1 |
| 9 | LS5 | See LS1 |
| 10 | HS5 | See HS1 |
| 11 | LS6 | See LS1 |
| 12 | HS6 | See HS1 |

| Bit | Input Register | Function |
|-----|----------------|--|
| 13 | OLD | Open load detection (low = on) |
| 14 | SCT | Programmable time delay for short circuit (shutdown delay high/ low = 12 ms/1.5 ms |
| 15 | SI | Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered) |

Table 1. Input Data Protocol (Continued)

Table 2. Output Data Protocol

| Bit | Output (Status) Register | Function |
|-------|-----------------------------|--|
| 0 | TP | Temperature prewarning: high = warning (overtemperature shut- down see remark below) |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off) |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off) |
| 3 | Status LS2 | Description see LS1 |
| 4 | Status HS2 | Description see HS1 |
| 5 | Status LS3 | Description see LS1 |
| 6 | Status HS3 | Description see HS1 |
| 7 | Status LS4 | Description see LS1 |
| 8 | Status HS4 | Description see HS1 |
| 9 | Status LS5 | Description see LS1 |
| 10 | Status HS5 | Description see HS1 |
| 11 | Status LS6 | Description see LS1 |
| 12 | Status HS6 | Description see HS1 |
| 13 | SCD | Short circuit detected: set high, when at least one output is switched off by a short circuit condition |
| 14 | INH | Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (Pin 17). High = standby, low = normal operation |
| 15 | PSF | Power supply fail: undervoltage at Pin VS detected |
| Note: | Dit 0 to 15 bight ou | ertemperature shutdown |

Note: Bit 0 to 15 = high: overtemperature shutdown

 Table 3. Status of the Input Register after Power on Reset

| _ | | | | | | | | | | | | | | | |
|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Bit 15 (SI) | Bit 14 (SCT) | Bit 13 (OLD) | Bit 12 (HS6) | Bit 11 (LS6) | Bit 10 (HS5) | Bit 9 (LS5) | Bit 8 (HS4) | Bit 7 (LS4) | Bit 6 (HS3) | Bit 5 (LS3) | Bit 4 (HS2) | Bit 3 (LS2) | Bit 2 (HS1) | Bit 1 (LS1) | Bit 0 (SRR) |
| Н | Н | Н | L | L | L | L | L | L | L | L | L | L | L | L | L |



| Power Supply Fail | In case of undervoltage at Pin VS, an internal timer is started. When the undervoltage delay time (t_{dUV}) programmed by the SCT bit is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register. |
|-------------------------------|---|
| Open-load Detection | If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current I_{HS1-6} , I_{LS1-6}). If $V_{VS}-V_{HS1-6}$ or V_{LS1-6} is lower than the open-load detection threshold (open-load condition), the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open-load function for this output. |
| Overtemperature Protection | If the junction temperature exceeds the thermal prewarning threshold, $T_{jPW set}$, the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold, $T_{jPW reset}$, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at Pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of the input and output registers. |
| | If the junction temperature exceeds the thermal shutdown threshold, $T_{j \text{ switch off}}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j \text{ switch on}}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis. |
| Short-circuit Protection | The output currents are limited by a current regulator. Current limitation takes place when the overcurrent limitation and shutdown threshold (I_{HS1-6} , I_{LS1-6}) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time (t_{dSd}) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the short-circuit detection bit (SCD) is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled. |
| Inhibit | There are two ways to inhibit the T6816: |
| | 1. Set bit SI in the input register to zero 2. Switch Pin 17 (INH) to 0 V |
| | In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit $SI = 1$ or by Pin 17 (INH) switched back to |

Amer

5 V.

Absolute Maximum Ratings

All values refer to GND pins

| Parameter | Symbol | Value | Unit |
|--|--|---|------|
| Supply voltage Pins 5, 10 | V _{VS} | -0.3 to +40 | V |
| Supply voltage tt0.5 s; I _S u-2 A Pins 5, 10 | V _{VS} | -1 | V |
| Supply voltage difference IV _{S_Pin5} - V _{S_Pin10} I | DV _{VS} | 150 | mV |
| Supply current Pins 5, 10 | I _{VS} | 1.4 | А |
| Supply current t < 200 ms Pins 5, 10 | I _{VS} | 2.6 | А |
| Logic supply voltage Pin 19 | V _{VCC} | -0.3 to +7 | V |
| Input voltage Pin 17 | V _{INH} | -0.3 to +17 | V |
| Logic input voltage Pins 24 to 26 | V _{DI,} V _{CLK,} V _{CS} | -0.3 to V _{VCC} +0.3 | V |
| Logic output voltage Pin 18 | V _{DO} | -0.3 to V _{VCC} +0.3 | V |
| Input current Pins 17, 24 to 26 | I _{INH,} I _{DI,} I _{CLK,} I _{CS} | -10 to +10 | mA |
| Output current Pin 18 | I _{DO} | -10 to +10 | mA |
| Output current Pins 1 to 4, 11 to 16, Pins 27 and 28 | I _{LS1 to} I _{LS6} I _{HS1 to} I _{HS6} | Internal limited, see output specification | |
| Reverse conducting current Pins 2, 3, 12, 13, 15, $(t_{Pulse} = 150 \text{ ms})$ 28 towards Pins 5, 10 | I _{HS1 to} I _{HS6} | 17 | A |
| Junction temperature range | Tj | -40 to +150 | °C |
| Storage temperature range | T _{STG} | -55 to +150 | °C |

Thermal Resistance

All values refer to GND pins

| Parameter | Test Conditions | Symbol | Min. | Тур. | Max. | Unit |
|------------------|---|------------|------|------|------|------|
| Junction - pin | Measured to GND Pins 6 to 9 and 20 to 23 | R_{thJP} | | | 25 | K/W |
| Junction ambient | | R_{thJA} | | | 65 | K/W |

Operating Range

All values refer to GND pins

| Parameter | Test Conditions | Symbol | Min. | Тур. | Max. | Unit |
|----------------------------------|------------------|--|----------------|------|------------------|------|
| Supply voltage | Pins 5, 10 | V _{VS} | $V_{UV}^{(1)}$ | | 40 | V |
| Logic supply voltage | Pin 19 | V _{VCC} | 4.5 | 5 | 5.5 | V |
| Logic input voltage | Pin 17, 24 to 26 | $f V_{INH,} f V_{DI,} \ f V_{CLK,} f V_{CS}$ | -0.3 | | V _{VCC} | V |
| Serial interface clock frequency | Pin 25 | f _{CLK} | | | 2 | MHz |
| Junction temperature range | | Tj | -40 | | 150 | °C |

Note: 1. Threshold for undervoltage detection.





Noise and Surge Immunity

| Parameter | Test Conditions | Value |
|--------------------------|----------------------------|------------------------|
| Conducted interferences | ISO 7637-1 | Level 4 ⁽¹⁾ |
| Interference Suppression | VDE 0879 Part 2 | Level 5 |
| ESD (Human Body Model) | MIL-STD-883D Method 3015.7 | 2 kV |
| ESD (Machine Model) | EOS/ESD - S 5.2 | 150 V |

Note: 1. Test pulse 5: V_{Smax} = 40 V

Electrical Characteristics

7.5 V < V_{VS} < 40 V; 4.5 V < V_{VCC} < 5.5 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|-----|---------------------------------------|---|-------|-----------------------|------|------|------|------|-------|
| 1 | Current Consumption | | | | 1 | 1 | | | |
| 1.1 | Quiescent current (VS) | V_{VS} < 28 V, INH or bit SI = lo | 5, 10 | I _{VS} | | | 40 | μΑ | A |
| 1.2 | Quiescent current (VCC) | $4.5 \text{ V} < \text{V}_{\text{VCC}} < 5.5 \text{ V},$ INH or bit SI = low | 19 | I _{VCC} | | | 20 | μΑ | Α |
| 1.3 | Supply current (VS) | V _{VS} < 28 V normal operating, all output stages off, | 5, 10 | I _{VS} | | 0.8 | 1.2 | mA | A |
| 1.4 | Supply current (VS) | V _{VS} < 28 V normal operating, all output stages on, no load | 5, 10 | I _{VS} | | | 10 | mA | A |
| 1.5 | Supply current (VCC) | 4.5 V < V _{VCC} < 5.5 V, normal operating Pin | 19 | I _{VCC} | | | 150 | μA | Α |
| 2 | Internal Oscillator Fre | equency | | | | | 1 | 1 | |
| 2.1 | Frequency (timebase for delay timers) | | | f _{OSC} | 19 | | 45 | kHz | Α |
| 3 | Undervoltage Detection | on, Power-on Reset | | | | | • | * | |
| 3.1 | Power–on reset threshold | | 19 | V _{VCC} | 3.4 | 3.9 | 4.4 | V | Α |
| 3.2 | Power–on reset delay time | After switching on V_{VCC} | 19 | t _{dPor} | 30 | 95 | 160 | μs | Α |
| 3.3 | Undervoltage detection threshold | | 5, 10 | V _{UV} | 5.5 | | 7.0 | V | Α |
| 3.4 | Undervoltage detection hysteresis | | 5, 10 | ΔV_{UV} | | 0.4 | | V | Α |
| 3.5 | Undervoltage detection delay | | 5, 10 | t _{dUV} | 7 | | 21 | ms | Α |
| 4 | Thermal Prewarning a | and Shutdown | | | | | | | |
| 4.1 | Thermal prewarning | | 17 | T _{jPWset} | 125 | 145 | 165 | °C | Α |
| 4.2 | Thermal prewarning | | 17 | T _{jPWreset} | 105 | 125 | 145 | °C | А |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of CS after data transmission and switch on output stages to 90% of final level

Electrical Characteristics (Continued)

7.5 V < V_{VS} < 40 V; 4.5 V < V_{VCC} < 5.5 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|-----|---|---|-------------------------------|---|------|------|------|-------|-------|
| 4.3 | Thermal prewarning hysteresis | | | DT _{jPW} | | 20 | | к | А |
| 4.4 | Thermal shutdown | | 17 | T _{j switch off} | 150 | 170 | 190 | °C | А |
| 4.5 | Thermal shutdown | | 17 | T _{j switch on} | 130 | 150 | 170 | °C | А |
| 4.6 | Thermal shutdown hysteresis | | | $DT_{jswitchoff}$ | | 20 | | к | А |
| 4.7 | Ratio thermal shutdown/thermal prewarning | | | T _{j switch off/} T _{jPW set} | 1.05 | 1.17 | | | A |
| 4.8 | Ratio thermal shutdown/thermal prewarning | | | T _{j switch on/} T _{jPW reset} | 1.05 | 1.2 | | | A |
| 5 | Output Specification | (LS1 - LS6, HS1 - HS6) 7 | 7.5 V < V | _{VS} < 40 V | | | | | |
| 5.1 | On resistance | I _{Out} = 600 mA | 1, 4, 11, 14, 16, 27 | R _{DS OnL} | | | 1.5 | Ω | A |
| 5.2 | On resistance | I _{Out} = -600 mA | 2, 3, 12, 13, 15, 28 | R _{DS OnH} | | | 2.0 | Ω | A |
| 5.3 | Output clamping voltage | I _{LS1-6} = 50 mA | 1, 4, 11, 14, 16, 27 | V _{LS1-6} | 40 | | 60 | V | A |
| 5.4 | Output leakage current | $V_{LS1-6} = 40 V$ all output stages off | 1, 4, 11, 14, 16, 27 | I _{LS1–6} | | | 10 | μA | A |
| 5.5 | Output leakage current | V _{HS1-6} = 0 V all output stages off | 2, 3, 12, 13, 15, 28 | I _{HS1–6} | -10 | | | μA | A |
| 5.7 | Inductive shutdown energy | | 1-4, 11-16 27, 28 | W _{outx} | | | 15 | mJ | D |
| 5.8 | Output voltage edge steepness | | 1-4, 11-16 27, 28 | dV _{LS1-6} /dt dV _{HS1-6} /dt | 50 | 200 | 400 | mV/µs | A |
| 5.9 | Overcurrent limitation and shutdown threshold | | 1, 4, 11,14 16, 27 | I _{LS1–6} | 650 | 950 | 1250 | mA | A |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of CS after data transmission and switch on output stages to 90% of final level





Electrical Characteristics (Continued)

7.5 V < V_{VS} < 40 V; 4.5 V < V_{VCC} < 5.5 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|------|---|---|---------------------------|--|--------------------------|------|--------------------------|------|-------|
| 5.10 | Overcurrent limitation and shutdown threshold | | 2, 3, 12,13 15, 28 | I _{HS1–6} | -1250 | -950 | -650 | mA | A |
| 5.11 | Overcurrent shutdown delay time | Input register bit 14 (SCT) = low | | t _{dSd} | 1.0 | 1.5 | 2.0 | ms | A |
| 5.12 | Open load detection current | Input register bit 13 (OLD) =low, output off | 1, 4, 11,14 16, 27 | I _{LS1–6} | 60 | | 200 | μΑ | A |
| 5.13 | Open load detection current | Input register bit 13 (OLD) =low, output off | 2, 3, 12, 13 15, 28 | I _{HS1–6} | -150 | | -30 | μΑ | A |
| 5.14 | Open load detection current ratio | | | I _{LS1-6} /I _{HS1-} 6 | 1.2 | | | | A |
| 5.15 | Open load detection threshold | Input register bit 13 (OLD) =low, output off | 1, 4, 11,14 16, 27 | V _{LS1-6} | 0.6 | | 4 | v | A |
| 5.16 | Open load detection threshold | Input register bit 13 (OLD) =low, output off | 2, 3, 12, 13 15, 28 | V _{VS-} V _{HS1-6} | 0.6 | | 4 | V | A |
| 5.17 | Output switch on delay ¹⁾ | $R_{Load} = 1 \ k\Omega$ | | t _{don} | | | 0.5 | ms | A |
| 5.18 | Output switch off delay ¹⁾ | $R_{Load} = 1 \ k\Omega$ | | t _{doff} | | | 1 | ms | Α |
| 6 | Inhibit Input | | 1 | 1 | | L | L | I | |
| 6.1 | Input voltage low level threshold | | 17 | V _{IL} | 0.3- V _{VCC} | | | V | А |
| 6.2 | Input voltage high level threshold | | 17 | V _{IH} | | | 0.7- V _{VCC} | V | Α |
| 6.3 | Hysteresis of input voltage | | 17 | ΔV _I | 100 | | 700 | mV | Α |
| 6.4 | Pull-down current | $V_{INH} = V_{VCC}$ | 17 | I _{PD} | 10 | | 80 | μA | Α |
| 7 | Serial Interface - Logi | c Inputs DI, CLK, CS | | | | | | | |
| 7.1 | Input voltage low- level threshold | | 24-26 | V _{IL} | 0.3- V _{VCC} | | | V | Α |
| 7.2 | Input voltage high- level threshold | | 24-26 | V _{IH} | | | 0.7- V _{VCC} | V | Α |
| 7.3 | Hysteresis of input voltage | | 24-26 | DVI | 50 | | 500 | mV | Α |
| 7.4 | Pull-down current Pin DI, CLK | $V_{DI}, V_{CLK} = V_{VCC}$ | 25, 26 | I _{PDSI} | 2 | | 50 | μA | Α |
| 7.5 | Pull-up current Pin CS | V _{CS} = 0 V | 24 | I _{PUSI} | -50 | | -2 | μA | А |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of CS after data transmission and switch on output stages to 90% of final level

Electrical Characteristics (Continued)

7.5 V < V_{VS} < 40 V; 4.5 V < V_{VCC} < 5.5 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Тур. | Max. | Unit | Type* |
|-----|------------------------------------|---|-----|------------------|-----------------------------|------|------|------|-------|
| 8 | Serial Interface - Logic Output DO | | | | | | | | |
| 8.1 | Output voltage low level | I _{OL} = 3 mA | 18 | V _{DOL} | | | 0.5 | V | А |
| 8.2 | Output voltage high level | I _{OL} = -2 mA | 18 | V _{DOH} | V _{VCC} - 0.7 V | | | V | А |
| 8.3 | Leakage current (tri-state) | $V_{CS} = V_{VCC,}$ 0 V < V_{DO} < V_{VCC} | 18 | I _{DO} | -10 | | 10 | μA | А |

*) Type means: A =100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Notes: 1. Delay time between rising edge of CS after data transmission and switch on output stages to 90% of final level


Serial Interface — Timing

| Parameters | Test Conditions | Timing Chart No. | Symbol | Min. | Тур. | Max. | Unit |
|---------------------------------|---------------------------------------|------------------|-----------------------|------|------|------|------|
| DO enable after CS falling edge | C _{DO} = 100 pF | 1 | t _{ENDO} | | | 200 | ns |
| DO disable after CS rising edge | C _{DO} = 100 pF | 2 | t _{DISDO} | | | 200 | ns |
| DO fall time | C _{DO} = 100 pF | - | t _{DOf} | | | 100 | ns |
| DO rise time | C _{DO} = 100 pF | - | t _{DOr} | | | 100 | ns |
| DO valid time | C _{DO} = 100 pF | 10 | t _{DOVal} | | | 200 | ns |
| CS setup time | | 4 | t _{CSSethl} | 225 | | | ns |
| CS setup time | | 8 | t _{CSSetlh} | 225 | | | ns |
| CS high time | Input register Bit 14 (SCT) = high | 9 | t _{CSh} | 16 | | | ms |
| CS high time | Input register Bit 14 (SCT) = low | 9 | t _{CSh} | 2 | | | ms |
| CLK high time | | 5 | t _{CLKh} | 225 | | | ns |
| CLK low time | | 6 | t _{CLKI} | 225 | | | ns |
| CLK period time | | - | t _{CLKp} | 500 | | | ns |
| CLK setup time | | 7 | t _{CLKSethl} | 225 | | | ns |
| CLK setup time | | 3 | t _{CLKSetlh} | 225 | | | ns |
| DI setup time | | 11 | t _{DIset} | 40 | | | ns |
| DI hold time | | 12 | t _{DIHold} | 40 | | | ns |










Inputs DI, CLK, CS: High level = 0.7 x V_{CC}, low level = 0.3 x V_{CC} Output DO: High level = 0.8 x V_{CC}, low level = 0.2 x V_{CC}

Figure 5. Application Circuit



Application Notes

It is strongly recommended to connect the blocking capacitors at V_{CC} and V_S as close as possible to the power supply and GND pins.

Recommended value for capacitors at V_S:

electrolythic capacitor C > 22 μ F in parallel with a ceramic capacitor C = 100 nF. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current I_{HSX} (see: Absolut Maximum Ratings).

Recommended value for capacitors at V_{CC} : electrolythic capacitor C > 10 μ F in parallel with a ceramic capacitor C = 100 nF.

To reduce thermal resistance it is recommended to place cooling areas on the PCB as close as possible to GND pins.






Ordering Information

| Extended Type Number | Package | Remarks |
|----------------------|---------|---------------------------------|
| T6816-TIQ | SO28 | Power package, taped and reeled |

Package Information





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel[®] is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

