TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

262,144-WORD BY 16-BIT CMOS STATIC RAM

DESCRIPTION

The TC55V16256JI/FTI is a 4,194,304-bit high-speed static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using CMOS technology and advanced circuit techniques to provide high speed, it operates from a single 3.3 V power supply. Chip enable (\overline{CE}) can be used to place the device in a low-power mode, and output enable (\overline{OE}) provides fast memory access. Data byte control signals $(\overline{LB}, \overline{UB})$ provide lower and upper byte access. This device is well suited to cache memory applications where high-speed access and high-speed storage are required. All inputs and outputs are directly LVTTL compatible. The TC55V16256JI/FTI is available in plastic 44-pin SOJ and 44-pin TSOP with 400mil width for high density surface assembly. The TC55V16256JI/FTI guarantees -40° to 85°C operating temperature so it is suitable for use in wide operating temperature system.

FEATURES

- Fast access time (the following are maximum values)
 TC55V16256JI/FTI-12:12 ns
 TC55V16256JI/FTI-15:15 ns
- Low-power dissipation (the following are maximum values)

Cycle Time	12	15	20	25	ns
Operation (max)	230	200	170	150	mA

Standby:10 mA (both devices)

- Single power supply voltage of 3.3 V \pm 0.3 V
- Fully static operation
- All inputs and outputs are LVTTL compatible
- Output buffer control using \overline{OE}
- <u>Data byte control using LB</u> (I/O1 to I/O8) and <u>UB</u> (I/O9 to I/O16)
- · Package:

SOJ44-P-400-1.27 (JI) (Weight: 1.64 g typ) TSOP II44-P-400-0.80 (FTI) (Weight: 0.45 g typ)

PIN ASSIGNMENT (TOP VIEW)

44 PIN SOJ 44 PIN TSOP

A4	44 A5 43 A6 42 A7 40 UB 39 LB 38 VO10 1/015 36 VO10 33 VO10 33 VO10 33 VO10 33 VO10 33 VO10 33 VO10 32 VO10 32 VO10 33 VO10 32 VO10 32 VO10 33 NO10 32 VO10 33 NO10 33 NO10 32 NO10 33 NO10 33 NO10 33 NO10 33 NO10 34 NO10 29 NO10 29 NO10 29 NO10 20 A8 26 A9 25 A10 24 A11 23 A17	A4	44


(TC55V16256JI) (TC55V16256FTI)

PIN NAMES

A0 to A17	Address Inputs		
I/O1 to I/O16	Data Inputs/Outputs		
CE	Chip Enable Input		
WE	Write Enable Input		
ŌĒ	Output Enable Input		
LB, UB	Data Byte Control Inputs		
V_{DD}	Power (+3.3 V)		
GND	Ground		
NU	Not Usable (Input)		



BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V_{DD}	Power Supply Voltage	-0.5 to 4.6	V
V_{IN}	Input Terminal Voltage	−0.5* to 4.6	V
V _{I/O}	Input/Output Terminal Voltage	−0.5* to V _{DD} + 0.5**	V
P_{D}	Power Dissipation	1.4	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	-65 to 150	°C
T _{opr}	Operating Temperature	-40 to 100	°C

^{*:} -1.5 V with a pulse width of 20% \cdot t_{RC} min (4 ns max)

^{**:} V_{DD} + 1.5 V with a pulse width of 20% t_{RC} min (4 ns max)



DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V _{IH}	Input High Voltage	2.0	_	V _{DD} + 0.3**	٧
V_{IL}	Input Low Voltage	-0.3*	_	0.8	V

^{*: -1.0} V with a pulse width of 20% t_{RC} min (4 ns max)

DC CHARACTERISTICS (Ta = -40° to 85°C, $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
I _{IL}	Input Leakage Current (Except NU pin)	$V_{IN} = 0$ to V_{DD}		-1	_	1	μΑ
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{WE} = V_{IL} \text{ or } \overline{OE} = V_{IH},$ $V_{OUT} = 0 \text{ to } V_{DD}$	-1	_	1	μА	
li au s	Input Current	$V_{IN} = 0 \text{ to } 0.8 \text{ V}$		-1		20	
I _{I (NU)}	(NU pin)	V _{IN} = 0 to 0.2 V	-1	_	1	μА	
Vari	Output High Voltage	$I_{OH} = -2 \text{ mA}$		2.4		_	
V _{OH}	Output High Voltage	$I_{OH} = -100 \mu\text{A}$	V _{DD} – 0.2			V	
V	Output Low Voltage	I _{OL} = 2 mA	_	_	0.4	V	
V _{OL}	Output Low Voltage	$I_{OL} = 100 \mu\text{A}$		_		0.2	
			t _{cycle} = 12 ns	_		230	
l	Operating Current	$\overline{CE} = V_{IL}, I_{OUT} = 0 \text{ mA},$	t _{cycle} = 15 ns	_		200	mA
I _{DDO}		$\overline{OE} = V_{IH},$ Other Input = V_{IH}/V_{II}	t _{cycle} = 20 ns	_		170	IIIA
		Other mpar = VIH/VIL	t _{cycle} = 25 ns	_		150	
I _{DDS1}	Ot and the comment	$\overline{CE} = V_{IH}$, Other Input = V_{IH} or V_{IL}	_	_	55		
I _{DDS2}	Standby Current	$\overline{\text{CE}} = \text{V}_{\text{DD}} - 0.2 \text{ V}$, Other Input = $\text{V}_{\text{DD}} - 0.2 \text{ V}$	0.2 V or 0.2 V	_	1	10	mA

CAPACITANCE (Ta = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	6	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} = GND	8	pF

Note: This parameter is periodically sampled and is not 100% tested.

^{**:} V_{DD} + 1.0 V with a pulse width of 20% t_{RC} min (4 ns max)



OPERATING MODE

MODE	CE	ŌĒ	WE	LΒ	ŪB	I/O1 to I/O8	I/O9 to I/O16	POWER
				L	L	Output	Output	I _{DDO}
Read	L	L	Н	Н	L	High Impedance	Output	I _{DDO}
				L	Н	Output	High Impedance	I _{DDO}
				L	L	Input	Input	I _{DDO}
Write	L	*	L	Н	L	High Impedance	Input	I _{DDO}
				L	Н	Input	High Impedance	I _{DDO}
Outpute Disable	L	Н	Н	*	*	Lligh Impodence	Lligh Impodance	1
Outputs Disable	L	*	*	Н	Н	High Impedance	High Impedance	IDDO
Standby	Н	*	*	*	*	High Impedance	High Impedance	I _{DDS}

^{* :} Don't care

Note: The NU pin must be left unconnected or tied to GND or a voltage level of less than 0.8 V. You must not apply a voltage of more than 0.8 V to the NU.



<u>AC CHARACTERISTICS</u> (Ta = -40° to 85°C ^(See Note 1), $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

READ CYCLE

			TC55V16	256JI/FTI		
SYMBOL	PARAMETER	-1	12		15	UNIT
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	12	_	15	_	
t _{ACC}	Address Access Time		12	_	15	
t _{CO}	Chip Enable Access Time	_	12	_	15	
toE	Output Enable Access Time	_	6	_	8	
t _{BA}	Upper Byte, Lower Byte Access Time	_	6	_	8	
t _{OH}	Output Data Hold Time from Address Change	3	_	4	_	no
t _{COE}	Output Enable Time from Chip Enable	3	_	4	_	ns
toee	Output Enable Time from Output Enable	1	_	1	_	
t _{BE}	Output Enable Time from Upper Byte, Lower Byte	1	_	1	_	
t _{COD}	Output Disable Time from Chip Enable	_	7	_	8	
t _{ODO}	Output Disable Time from Output Enable	_	7	_	8	
t _{BD}	Output Disable Time from Upper Byte, Lower Byte	_	7	_	8	


WRITE CYCLE

			TC55V16256JI/FTI			
SYMBOL	PARAMETER		12	-1	15	UNIT
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	12	_	15	_	
t _{WP}	Write Pulse Width	8	_	9	_	
t _{CW}	Chip Enable to End of Write	10	_	12	_	
t _{BW}	Upper Byte, Lower Byte Enable to End of Write	10	_	12	_	
t _{AW}	Address Valid to End of Write	10	_	12	_	
t _{AS}	Address Setup Time	0	_	0	_	ns
t _{WR}	Write Recovery Time	0	_	0	_	
t _{DS}	Data Setup Time	7	_	8	_	
t _{DH}	Data Hold Time	0	_	0	_	
toew	Output Enable Time from Write Enable	1	_	1	_	
t _{ODW}	Output Disable Time from Write Enable	_	7	_	8	

AC TEST CONDITIONS


PARAMETER	TEST CONDITION
Input Pulse Level	3.0 V/ 0.0 V
Input Pulse Rise and Fall Time	2 ns
Input Timing Measurement Reference Level	1.5 V
Output Timing Measurement Reference Level	1.5 V
Output Load	Fig.1

Fig.1




TIMING DIAGRAMS

READ CYCLE (See Note 2)




WRITE CYCLE 1 (WE CONTROLLED) (See Note 5)






WRITE CYCLE 2 (CE CONTROLLED) (See Note 5)




WRITE CYCLE 2 (UB, LB CONTROLLED) (See Note 5)




Note:

- (1) Operating temperature (Ta) is guaranteed for transverse air flow exceeding 400 linear feet per minute.
- (2) WE remains HIGH for the Read Cycle.
- (3) If $\overline{\text{CE}}$ goes LOW coincident with or after $\overline{\text{WE}}$ goes LOW, the outputs will remain at high impedance.
- (4) If $\overline{\text{CE}}$ goes HIGH coincident with or before $\overline{\text{WE}}$ goes HIGH, the outputs will remain at high impedance.
- (5) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (6) The parameters specified below are measured using the load shown in Fig.1.
 - (A) tcoe, toee, tbe, toew Output Enable Time
 - (B) tCOD, tODO, tBD, tODW Output Disable Time






PACKAGE DIMENSIONS



Weight: 1.64 g (typ)

PACKAGE DIMENSIONS



Weight: 0.45 g (typ)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.