21-S3-C9234/P9234-022004

# **USER'S MANUAL**

# S3C9234/P9234 8-Bit CMOS Microcontroller

**Revision 1.0** 



# PRODUCT OVERVIEW

# SAM88RCRI PRODUCT FAMILY

Samsung's SAM88RCRI family of 8-bit single-chip CMOS microcontrollers offer fast and efficient CPU, a wide range of integrated peripherals, and supports OTP device.

A dual address/data bus architecture and bit- or nibble-configurable I/O ports provide a flexible programming environment for applications with varied memory and I/O requirements. Timer/counters with selectable operating modes are included to support real-time operations.

# S3C9234/P9234 MICROCONTROLLER

The S3C9234 can be used for dedicated control functions in a variety of applications, and is especially designed for application with FRS or etc.

The S3C9234/P9234 single-chip 8-bit microcontroller is fabricated using an advanced CMOS process. It is built around the powerful SAM88RCRI CPU core.

Stop and Idle power-down modes were implemented to reduce power consumption. To increase on-chip register space, the size of the internal register file was logically expanded. The S3C9234/P9234 has 4K-byte of program ROM, and 208-byte of RAM (including 16-byte of working register and 16-byte LCD display RAM).

Using the SAM88RCRI design approach, the following peripherals were integrated with the SAM88RCRI core:

- 7 configurable I/O ports including ports shared with segment/common drive outputs
- 7-bit programmable pins for external interrupts
- One 8-bit basic timer for oscillation stabilization and watch-dog functions
- Two 8-bit timer/counters with selectable operating modes
- Watch timer for real time
- 8-bit serial I/O interface

# OTP

The S3C9234 microcontroller is also available in OTP (One Time Programmable) version. S3P9234 microcontroller has an on-chip 4K-byte one-time-programmable EPROM instead of masked ROM. The S3P9234 is comparable to S3C9234, both in function and in pin configuration.



# FEATURES

### CPU

• SAM88RCRI CPU core

# Memory

- 4K × 8 bits program memory (ROM)
- 208 × 8 bits data memory (RAM) (Including LCD data memory)

# **Instruction Set**

- 41 instructions
- Idle and Stop instructions added for power-down modes

# 52 I/O Pins

- I/O: 16 pins
- I/O: 36 pins (sharing with LCD signal outputs)

# Interrupts

- 11 interrupt source and 1 vector
- One interrupt level

# 8-Bit Basic Timer

- Watchdog timer function
- 3 kinds of clock source

# **Two 8-Bit Timer/Counters**

- The programmable 8-bit timer/counters
- External event counter function
- Configurable as one 16-bit timer/counters

# Watch Timer

- Interval time: 3.91mS, 0.25S, 0.5S, and 1S at 32.768 kHz
- 0.5/1/2/4 kHz Selectable buzzer output

### LCD Controller/Driver

- 32 segments and 4 common terminals
- Static, 1/2 duty, 1/3 duty, and 1/4 duty selectable
- Internal resistor circuit for LCD bias

### 8-bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first or MSB-first transmission selectable
- Internal or external clock source

# **Two Power-Down Modes**

- Idle mode: only CPU clock stops
- Stop mode: system clock and CPU clock stop

# **Oscillation Sources**

- Crystal, ceramic, or RC for main clock
- Main clock frequency: 0.4 MHz 8MHz
- 32.768 kHz crystal oscillation circuit for sub clock

# **Instruction Execution Times**

• 500nS at 8MHz fx(minimum)

# **Operating Voltage Range**

- 2.0 V to 5.5 V at 0.4 4.2MHz
- 2.7 V to 5.5 V at 0.4 8.0MHz

# **Operating Temperature Range**

• -25 °C to +85 °C

# Package Type

• 64-pin QFP



# **BLOCK DIAGRAM**




Figure 1-1. Block Diagram



# **PIN ASSIGNMENTS**




Figure 1-2. S3C9234 64-QFP Pin Assignments



# **PIN DESCRIPTIONS**

Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
P0.0 - P0.3	I/O	I/O port with bit-programmable pins; Input or push-pull output and software assignable pull-ups.	H-9	1 - 4	COM0-COM3
P1.0 - P1.2 P1.3 P1.4 P1.5 P1.6 P1.7	I/O	<ul> <li>I/O port with bit-programmable pins;</li> <li>Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups;</li> <li>P1.0 – P1.2 are alternately used for external interrupt input(noise filters, interrupt enable and pending control).</li> </ul>	E-4	17 – 19 20 21 22 23 24	INT T1CLK TAOUT TBOUT CLKOUT BUZ
P2.0 P2.1 P2.2 P2.3 P2.4 – P2.7	I/O	I/O port with bit-programmable pins; Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups.	E-4	25 26 27 28 29 - 32	SCK SO SI - INT
P3.0 - P3.7	I/O	I/O port with bit-programmable pins; Input or push-pull, open-drain output and software assignable pull-ups.	H-8	33 - 40	SEG31-SEG24
P4.0 - P4.7	I/O	I/O port with bit-programmable pins; Input or push-pull output and software assignable pull-ups.	H-9	41 - 48	SEG23-SEG16
P5.0 – P5.7	I/O	I/O port with bit-programmable pins; Input or push-pull output and software assignable pull-ups.	H-9	49 - 56	SEG15-SEG8
P6.0 – P6.7	I/O	I/O port with 2bits-programmable pins; Input or push-pull output and software assignable pull-ups.	H-9	57 - 64	SEG7-SEG0
RESET	I	System reset pin	В	16	-
XT <sub>IN</sub> ,XT <sub>OUT</sub>	-	Crystal oscillator pins for sub clock.	_	14, 15	-
X <sub>IN</sub> , X <sub>OUT</sub>	-	Main oscillator pins.	_	12, 11	-
TEST	I	Test input: it must be connected to $V_{\text{SS}}$	_	13	-
V <sub>DD</sub> ,V <sub>SS</sub>	-	Power input pins	-	9, 10	-
BAIS	_	LCD power control pin	-	5	-
VLC0-VLC2	-	LCD power supply pin	-	6 – 8	-
INT	I/O	External interrupts input pins.	E-4	17 – 19 29 – 32	P1.0 – P1.2 P2.4 – P2.7

# Table 1-1. Pin Descriptions



Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
T1CLK	I/O	Timer 1/A external clock input.	E-4	20	P1.3
TAOUT	I/O	Timer 1/A clock output.	E-4	21	P1.4
TBOUT	I/O	Timer B clock output.	E-4	22	P1.5
CLKOUT	I/O	System clock output.	E-4	23	P1.6
BUZ	I/O	Output pin for buzzer signal.	E-4	24	P1.7
SCK, SO, SI	I/O	Serial clock, serial data output, and serial data input.	E-4	25 – 27	P2.0 – P2.2
COM0-COM3	I/O	LCD common signal outputs.	H-9	1 – 4	P0.0 – P0.3
SEG0 – SEG7 SEG8 – SEG15 SEG16 – SEG23	I/O	LCD segment signal outputs.	H-9	64 – 57 56 – 49 48 – 41	P6.7 – P6.0 P5.7 – P5.0 P4.7 – P4.0
SEG24 – SEG31	I/O	LCD segment signal outputs.	H-8	40 – 33	P3.7 – P3.0

Table 1-1. P	n Descriptions	(Continued)
--------------	----------------	-------------



# **PIN CIRCUIT DIAGRAMS**




Figure 1-3. Pin Circuit Type A




Figure 1-4. Pin Circuit Type B




Figure 1-5. Pin Circuit Type E-4 (P1, P2)







Figure 1-6. Pin Circuit Type H-8 (P3)



# Figure 1-7. Pin Circuit Type H-9 (P0, P4, P5, P6)






Figure 1-8. Pin Circuit Type H-4



NOTES

# **2** ADDRESS SPACES

# **OVERVIEW**

The S3C9234/P9234 microcontroller has three kinds of address space:

- Program memory (ROM)
- Internal register file
- LCD display register file

A 16-bit address bus supports program memory operations. Special instructions and related internal logic determine when the 16-bit bus carries addresses for program memory. A separate 8-bit register bus carries addresses and data between the CPU and the internal register file.

The S3C9234 has 4K bytes of mask - programmable program memory on-chip. The S3C9234/P9234 microcontroller has 192 bytes general-purpose registers in its internal register file and the 16 bytes for LCD display memory is implemented in the internal register file too. 48 bytes in the register file are mapped for system and peripheral control functions.



# **PROGRAM MEMORY (ROM)**

Program memory (ROM) stores program code or table data. The S3P9234 has 4K bytes of mask - programmable program memory. The program memory address range is therefore 0H-0FFFH. The first 2 bytes of the ROM (0000H–0001H) are an interrupt vector address. The program reset address in the ROM is 0100H.




Figure 2-1. S3C9234/P9234 Program Memory Address Space



# **REGISTER ARCHITECTURE**

The upper 64 bytes of the S3C9234/P9234's internal register file are addressed as working registers, system control registers and peripheral control registers. The lower 192 bytes of internal register file (00H–BFH) is called the general purpose register space.

For many SAM88RCRI microcontrollers, the addressable area of the internal register file is further expanded by the additional of one or more register pages at general purpose register space (00H–BFH).




Figure 2-2. Internal Register File Organization



# **COMMON WORKING REGISTER AREA (C0H-CFH)**

The SAM88RCRI register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

This16-byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.

The Register (R) addressing mode can be used to access this area

Registers are addressed either as a single 8-bit register or as a paired 16-bit register. In 16-bit register pairs, the address of the first 8-bit register is always an even number and the address of the next register is an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+ 1) odd-numbered register.




Figure 2-3. 16-Bit Register Pairs

# PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples:	1.	LD	0C2H,40H	;	Invalid addressing mode!						
		Use wo	orking register addressing i	g register addressing instead:							
		LD	R2,40H	;	R2 (C2H) $\leftarrow$ the value in location 40H						
	2.	ADD	0C3H,#45H	;	Invalid addressing mode!						
		Use wo	Jse working register addressing instead:								
		ADD	R3,#45H	;	R3 (C3H) ← R3 + 45H						



# SYSTEM STACK

S3C9-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3C9234/P9234 architecture supports stack operations in the internal register file.

### STACK OPERATIONS

Return addresses for procedure calls and interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address is always decremented before a push operation and incremented after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-4.




Figure 2-4. Stack Operations

#### STACK POINTER (SP)

Register location D9H contains the 8-bit stack pointer (SP) that is used for system stack operations. After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3C9234/P9234, the SP must be initialized to an 8-bit value in the range 00H–AFH.

#### NOTE

In case a Stack Pointer is initialized to 00H, it is decreased to FFH when stack operation starts. This means that a Stack Pointer access invalid stack area.



# $^{\scriptsize \textup{CP}}$ PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD •	SP,#0B8H	; SP $\leftarrow$ B8H (Normally, the SP is set to 0B8H by the ; initialization routine)
PUSH PUSH PUSH PUSH •	SYM WTCON 20H R3	<ul> <li>; Stack address 0B7H ← SYM</li> <li>; Stack address 0B6H ← WTCON</li> <li>; Stack address 0B5H ← 20H</li> <li>; Stack address 0B4H ← R3</li> </ul>
• POP POP POP POP	R3 20H WTCON SYM	; R3 $\leftarrow$ Stack address 0B4H ; 20H $\leftarrow$ Stack address 0B5H ; WTCON $\leftarrow$ Stack address 0B6H ; SYM $\leftarrow$ Stack address 0B7H



# 3 ADDRESSING MODES

# OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RCRI instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The SAM88RCRI instruction set supports six explicit addressing modes. Not all of these addressing modes are available for each instruction. The addressing modes and their symbols are as follows:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Relative Address (RA)
- Immediate (IM)



### **REGISTER ADDRESSING MODE (R)**

In Register addressing mode, the operand is the content of a specified register (see Figure 3-1). Working register addressing differs from Register addressing because it uses a 16-byte working register space in the register file and a 4-bit register within that space (see Figure 3-2).




Figure 3-1. Register Addressing




Figure 3-2. Working Register Addressing



### INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location.




Figure 3-3. Indirect Register Addressing to Register File








Figure 3-4. Indirect Register Addressing to Program Memory








Figure 3-5. Indirect Working Register Addressing to Register File








Figure 3-6. Indirect Working Register Addressing to Program or Data Memory



### **INDEXED ADDRESSING MODE (X)**

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range of -128 to +127. This applies to external memory accesses only (see Figure 3-8).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory, external program memory, and for external data memory, when implemented.




Figure 3-7. Indexed Addressing to Register File



# INDEXED ADDRESSING MODE (Continued)




Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset



# INDEXED ADDRESSING MODE (Concluded)




Figure 3-9. Indexed Addressing to Program or Data Memory with Long Offset



### **DIRECT ADDRESS MODE (DA)**

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.




Figure 3-10. Direct Addressing for Load Instructions



# **DIRECT ADDRESS MODE (Continued)**




Figure 3-11. Direct Addressing for Call and Jump Instructions



### **RELATIVE ADDRESS MODE (RA)**

In Relative Address (RA) mode, a two's-complement signed displacement between -128 and +127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

The instructions that support RA addressing is JR.




Figure 3-12. Relative Addressing

# IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. Immediate addressing mode is useful for loading constant values into registers.

ram Memory PERAND DPCODE
alue is in the instruction)
e Instruction:
R0,#0AAH





# 4 CONTROL REGISTERS

# OVERVIEW

In this section, detailed descriptions of the S3C9234/P9234 control registers are presented in an easy-to-read format. These descriptions will help familiarize you with the mapped locations in the register file. You can also use them as a quick-reference source when writing application programs.

System and peripheral registers are summarized in Table 4-1. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More information about control registers is presented in the context of the various peripheral hardware descriptions in Part II of this manual.



Register Name	Mnemonic	Address	Address(Page 0)			R	ES	ET۱	/alu	e(bi	t)	
		Decimal	Hex		7	6	5	4	3	2	1	0
SIO Control Register	SIOCON	208	D0H	R/W	0	0	0	0	0	0	0	0
SIO Data Register	SIODATA	209	D1H	R/W	0	0	0	0	0	0	0	0
SIO Prescaler Register	SIOPS	210	D2H	R/W	0	0	0	0	0	0	0	0
Oscillator Control Register	OSCCON	211	D3H	R/W	-	-	_	_	0	0	-	0
System Clock Control Register	CLKCON	212	D4H	R/W	0	0	0	0	0	0	0	0
System Flags Register	FLAGS	213	D5H	R/W	х	х	х	х	_	-	-	_
Stop Control Register	STPCON	214	D6H	R/W	0	0	0	0	0	0	0	0
LCD Control Register	LCON	215	D7H	R/W	0	0	0	0	0	0	-	0
Interrupt Pending Register	INTPND	216	D8H	R/W	0	0	0	0	_	0	0	0
Stack Pointer	SP	217	D9H	R/W	х	х	х	х	х	х	х	х
Watch Timer Control Register	WTCON	218	DAH	R/W	0	0	0	0	0	0	0	0
	Location	n DBH is no	t mapped.									
Basic Timer Control Register	BTCON	220	DCH	R/W	0	0	0	0	0	0	0	0
Basic Timer Counter	BTCNT	221	DDH	R	х	х	х	х	х	х	х	х
	Location	n DEH is no	t mapped.									
System Mode Register	SYM	223	DFH	R/W	х	х	х	х	0	0	0	0
Port 0 Data Register	P0	224	E0H	R/W	0	0	0	0	0	0	0	0
Port 1 Data Register	P1	225	E1H	R/W	0	0	0	0	0	0	0	0
Port 2 Data Register	P2	226	E2H	R/W	0	0	0	0	0	0	0	0
Port 3 Data Register	P3	227	E3H	R/W	0	0	0	0	0	0	0	0
Port 4 Data Register	P4	228	E4H	R/W	0	0	0	0	0	0	0	0
Port 5 Data Register	P5	229	E5H	R/W	0	0	0	0	0	0	0	0
Port 6 Data Register	P6	230	E6H	R/W	0	0	0	0	0	0	0	0
Timer A Counter	TACNT	231	E7H	R	0	0	0	0	0	0	0	0
Timer B Counter	TBCNT	232	E8H	R	0	0	0	0	0	0	0	0
Timer A Data Register	TADATA	233	E9H	R/W	1	1	1	1	1	1	1	1
Timer B Data Register	TBDATA	234	EAH	R/W	1	1	1	1	1	1	1	1
Timer 1/A Control Register	TACON	235	EBH	R/W	0	0	0	0	0	0	0	0
Timer B Control Register	TBCON	236	ECH	R/W	-	0	0	0	0	0	0	0

Table 4-1. System and Peripheral Control Registers



Register Name	Mnemonic	Address	(Page 0)	R/W		R	ESI	ET Value(bit)				
		Decimal	Hex		7	6	5	4	3	2	1	0
Port 0 Control Register	P0CON	237	EDH	R/W	0	0	0	0	0	0	0	0
Port 1 Control Register(High Byte)	P1CONH	238	EEH	R/W	0	0	0	0	0	0	0	0
Port 1 Control Register(Low Byte)	P1CONL	239	EFH	R/W	0	0	0	0	0	0	0	0
Port 1 Pull-up Resistor Enable Register	P1PUR	240	F0H	R/W	0	0	0	0	0	0	0	0
Port 1 Interrupt Control Register	P1INT	241	F1H	R/W	-	-	0	0	0	0	0	0
Port 2 Control Register (High Byte)	P2CONH	242	F2H	R/W	0	0	0	0	0	0	0	0
Port 2 Control Register (Low Byte)	P2CONL	243	F3H	R/W	0	0	0	0	0	0	0	0
Port 2 Pull-up Resistor Enable Register	P2PUR	244	F4H	R/W	0	0	0	0	0	0	0	0
Port 2 Interrupt Control Register	P2INT	245	F5H	R/W	0	0	0	0	0	0	0	0
Port 3 Control Register (High Byte)	P3CONH	246	F6H	R/W	0	0	0	0	0	0	0	0
Port 3 Control Register (Low Byte)	P3CONL	247	F7H	R/W	0	0	0	0	0	0	0	0
Port 3 Pull-up Resistor Enable Register	P3PUR	248	F8H	R/W	0	0	0	0	0	0	0	0
Port 4 Control Register (High Byte)	P4CONH	249	F9H	R/W	0	0	0	0	0	0	0	0
Port 4 Control Register (Low Byte)	P4CONL	250	FAH	R/W	0	0	0	0	0	0	0	0
Port 5 Control Register (High Byte)	P5CONH	251	FBH	R/W	0	0	0	0	0	0	0	0
Port 5 Control Register (Low Byte)	P5CONL	252	FCH	R/W	0	0	0	0	0	0	0	0
Port 6 Control Register	P6CON	253	FDH	R/W	0	0	0	0	0	0	0	0
Clock Output Control Register	CLOCON	254	FEH	R/W	_	_	_	_	_	_	0	0
	Locatio	n FFH is no	t mapped.									

Table 4-1. System and Peripheral Control Registers (Continued)

NOTES:

1. An "x" means that the bit value is undefined following reset.

2. A dash("-") means that the bit is neither used nor mapped, but the bit is read as "0".






Figure 4-1. Register Description Format



BTCON — Basic Timer Control Register DCH											
Bit Identifier	-	.7		.6		.5 .4		.2	.1	.0	
<b>RESET Value</b>	(	C	(	C	0	0	0	0	0	0	
Read/Write	R/	W	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W	
.74 Watchdog Timer Function Disable Code (for System Reset)											
	1	0	1	0	Disable w	atchdog tin	ner function				
	Ar	ny othe	er valı	ue	Enable wa	atchdog tim	er function				
.32	Basi	ic Tin	ner C	lock	Selection I	Bits					
	0	0	0 fxx/4096								
	0	1	fxx/1								
	1	0	fxx/1	28							
	1	1	fxx/1	6							
.1	Basi	ic Tin	ner C	ounte	er Clear Bi	t					
	0	No e	effect								
	1		Clear the basic timer counter value (Automatically cleared to "0" after being cleared basic timer counter)								
.0	Cloc	k Fre	equer	ncy D	ivider Clea	r Bit for B	asic Time	r and Time	er Counters		
	0	No e	effect								
	1		Clear clock frequency dividers (Automatically cleared to "0" after being cleared clock frequency dividers)								

**NOTE:** The fxx is the selected clock for system (main clock or sub clock).



	System	Clo	ck Contr	ol Regis	ter				D4H			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
.7	Osc	illato	r IRQ Wak	e-up Func	tion Enabl	e Bit						
	0	0 Enable IRQ for main oscillator wake-up function										
	1	1 Disable IRQ for main oscillator wake-up function										
.65	Bits 0	Alwa	ays logic ze		equency S	election B	its		]			
	0	0	Select fxx	•	squeney e							
	0	1	Select fxx	<b>k/8</b>								
	1	0	Select fxx	(/2								
	1	1	Non-divid	ed clock (fx	x)							
.20	Bits 0	r										
	0	AIW	ays logic ze	10								

CLOCON — Clock Output Control Register								FEH			
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0			
<b>RESET Value</b>	_	-	-	-	-	-	0	0			
Read/Write	-	-	-	_	-	_	R/W	R/W			
.72	Bits 7-	-2									
	0 A	0 Always logic zero									
.10	Clock	Clock Output Frequency Selection Bits									
	0	0 Select fxx	(/64								

0	0	Select fxx/64
0	1	Select fxx/16
1	0	Select fxx/8
1	1	Select fxx/4



FLAGS — Syste	m Fla	ags F	Register						D5H		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		x	х	х	x	-	_	_	_		
Read/Write	R	/W	R/W	R/W	R/W	-	-	-	-		
.7	Carry Flag (C)										
	0 Operation does not generate a carry or borrow condition										
	1	Ope	ration gene	rates a carr	y-out or boi	rrow into hię	gh-order bit	: 7			
.6	Zero Flag (Z)										
		0 Operation result is a non-zero value									
	1	Ope	ration resul	t is zero							
.5	Sig	n Flag	l (S)								
	0	Ope	ration gene	rates a pos	itive numbe	er (MSB = "	0")				
	1	Ope	ration gene	rates a neg	ative numb	er (MSB =	"1")				
.4	Ove	rflow	Flag (V)								
	0	Ope	ration resul	t is $\leq$ +12 <sup>-</sup>	7 or $\geq -12$	28					
	1	Ope	ration resul	t is >+127	or < -12	8					
.30	Not	used f	or S3C923	4/P9234.							



	rrupt	Pend	ding Reg	gister					D8H			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	_	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	-	R/W	R/W	R/W			
.7	P2.7's Interrupt Pending Bit											
	0	No ir	nterrupt per	nding (when	read), Clea	ar pending	bit (when w	rite)				
	1	Interi	rupt is pen	ding (when	read)							
.6	P2 (	s's Int	errupt Pei	ndina Bit								
	0	r	-	nding (when	read) Clea	ar pending	bit (when w	rite)				
	1			ding (when		ponding						
	<u> </u>	inton										
.5	P2.	5's Inte	errupt Pei	nding Bit								
	0	No ir	nterrupt per	nding (when	read), Clea	ar pending	bit (when w	rite)				
	1	Interi	rupt is pen	ding (when	read)							
.4	P2.4's Interrupt Pending Bit											
	0	No ir	nterrupt per	nding (when	read), Clea	ar pending	bit (when w	rite)				
	1	Interi	rupt is pen	ding (when	read)							
	. <u></u>											
.3	Not	used f	or S3C923	34/P9234.								
.2	P1.2	2's Inte	errupt Pei	nding Bit								
	0	T		nding (when	read), Clea	ar pending	bit (when w	rite)				
	1	Interi	rupt is pen	ding (when	read)							
.1	P1.′	l's Inte	errupt Pei	nding Bit								
	0	No ir	nterrupt per	nding (when	read), Clea	ar pending	bit (when w	rite)				
	1	Interi	rupt is pen	ding (when	read)							
.0	P1.0's Interrupt Pending Bit											
-	0	T	-	nding (when	read), Clea	ar pendina	bit (when w	rite)				
	1			ding (when	,	1 - 9		,				
		1	1 3 - 51	3 (	,							



	ntrol	Reg	jister						D7H					
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0					
RESET Value	(	0	0	0 0 0 0 0 - 0										
Read/Write	R/	/W	R/W	R/W	R/W	R/W	R/W	-	R/W					
.7	Inte	ternal LCD Dividing Resistors Enable Bit												
	0	Enal	ble interna	I LCD dividin	g resistors									
	1	Disable internal LCD dividing resistors												
.65	LCD	Cloc	k Selecti	on Bits										
	0	0	fw/2 <sup>9</sup> (64	Hz)										
	0	1	fw/2 <sup>8</sup> (128	3 Hz)										
	1	0	fw/2 <sup>7</sup> (256	6 Hz)										
	1	1	fw/2 <sup>6</sup> (512	2 Hz)										
.42	LCD	) Duty	/ and Bias	s Selection	Bits									
	0	0	0 1/4	duty, 1/3bias	3									
	0	0	1 1/3	duty, 1/3bias	6									
	0	1		duty, 1/2bias										
	0	1		duty, 1/2bias	3									
	1	Х	x Sta	tic										
.1	Not	used	for S3C92	34/P9234.										
.0	LCD	-	lay Contr											
	0			s are low (Tu		P-Tr)								
	1	Turn	display or	n (Turn on th	e P-Tr)									
NOTE: "x" means don't car	e.													



OSCCON-Osc	illat	or Co	ntrol Re	egister					D3H			
Bit Identifier		.7 .6 .5 .4 .3 .2 .1										
RESET Value	0 0 -											
Read/Write		_	_	_	_	R/W	R/W	-	R/W			
.74	Not	lot used for S3C9234/P9234.										
.3	Mai	lain Oscillator Control Bit										
	0	Main o	ain oscillator RUN									
	1	Main o	oscillator \$	STOP								
.2	Sub	Oscilla	ator Cont	rol Bit								
	0	Sub o	scillator R	UN								
	1	Sub o	scillator S	TOP								
.1	Not	used fo	r S3C9234	4/P9234.								
.0	Sys	tem Clo	ock Selec	tion Bit								
	0	Select	main os	cillator for s	system cloo	k						
	1	Select	t sub osci	llator for sy	/stem clock	ζ.						



POCON – Port 0 Control Register EDH												
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0			
RESET Value	(	C	0	0	0	0	0	0	0			
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
.76	P0.3	.3/COM3 Configuration Bits										
	0	0	Input mode	e								
	0	0 1 Input with pull-up resistor										
	1	0 Push-pull output mode										
	1	1 1 Alternative function (COM3)										
.54	0 0 1	0 1 0	Input mode Input with Push-pull	2 Configuration Bits Input mode Input with pull-up resistor Push-pull output mode								
	1	1	Alternative	e function (C	COM2)							
.32	P0.1	/CON	11 Configu	ration Bits								
	0	0	Input mode	е								
	0	1	Input with	Input with pull-up resistor								
	1 0 Push-pull output mode											
	1	1	Alternative	e function (C	COM1)							

## P0.0/COM0 Configuration Bits

0	0	Input mode
0	1	Input with pull-up resistor
1	0	Push-pull output mode
1	1	Alternative function (COM0)



P1CONH - Port	: 1 Co	ontro	ol Regist	er High I	Byte				EEH					
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0					
RESET Value	(	)	0	0	0	0	0	0	0					
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
.76	P1.7/BUZ Configuration Bits													
	0	0	Schmitt tri	igger input	mode									
	0	1	N-channel	l open-drair	output mo	de								
1 0 Push-pull output mode														
	1	1	Alternative	e function (E	BUZ)									
.54	P1.6	/CLK	OUT Confi	UT Configuration Bits										
	0	0	Schmitt tri	igger input	mode									
	0	1	N-channel open-drain output mode											
	1	0	Push-pull output mode											
	1	1	Alternative function (CLKOUT)											
.32	P1.5	/тво	UT Config	uration Bit	S									
	0	0	Schmitt tri	igger input	mode									
	0	1	N-channel	l open-drair	n output mo	de								
	1	0	Push-pull	output moc	le									
	1	1	Alternative	e function (T	BOUT)									
.10	P1.4	/TAO	UT Config	uration Bit	S									
	0	0	Schmitt tri	igger input	mode									
	0	1	N-channel	l open-drair	output mo	de								
	1	0	Push-pull	output moc	le									
	1	1	Alternative	e function (T	AOUT)									



P1CONL - Port 1	P1CONL – Port 1 Control Register Low Byte EFH										
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
<b>RESET Value</b>	(	)	0	0	0	0	0	0	0		
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
.76	P1.3	/T1C	LK Configu	Iration Bits	6						
	0	0	Schmitt tri	gger input i	mode (T1C	LK)					
	0	1	N-channel	open-drain	output mo	de					
	1	0	Push-pull	output mod	e						
	1	1	Not availal	Not available							
.54	<b>P1.2</b> 0 1	/INT 0 1 0	N-channel	gger input open-drain output mod	output mo	de					
.32	P1.1	/INT	Configurat	ion Bits							
	0	0	Schmitt tri	gger input	mode						
	0	1	N-channel	open-drain	output mo	de					
	1	0	Push-pull output mode								
	1	1	Not availal	ole							
.10	<b>P1.0</b>	/INT 0	Configurat Schmitt tri	<b>ion Bits</b> gger input i	mode				]		

0	0	Schmitt trigger input mode
0	1	N-channel open-drain output mode
1	0	Push-pull output mode
1	1	Not available



P1INT -Port 1 Inte	errup	ot En	able Reg	gister					F1H		
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	-	-	_	0	0	0	0	0	0		
Read/Write	-	-	—	R/W	R/W	R/W	R/W	R/W	R/W		
	-										
.76	Not u	used	or S3C9234	r S3C9234/P9234.							
.54	P1.2	/INT	External In	terrupt Co	onfiguratio	n Bits					
	0	0	Disable int	terrupt							
	0	1	Enable inte	nable interrupt by falling edge							
	1	0	Enable inte	Enable interrupt by rising edge							
	1	1	Enable inte	errupt by bo	oth falling a	nd rising ed	lge				

.3-.2

# P1.1/INT External Interrupt Configuration Bits

0	0	Disable interrupt
0	1	Enable interrupt by falling edge
1	0	Enable interrupt by rising edge
1	1	Enable interrupt by both falling and rising edge

.1-.0

# P1.0/INT External Interrupt Configuration Bits

0	0	Disable interrupt
0	1	Enable interrupt by falling edge
1	0	Enable interrupt by rising edge
1	1	Enable interrupt by both falling and rising edge



P1PUR –Port 1 I	Pull-u	ıp Re	sistors	Enable R	egister				F0H
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	L	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	P1.	7's Pu	II-up Resi	stor Enable	e Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
3	P1.0	6's Pu	II-up Resi	stor Enable	e Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
5	P1.	5's Pu	II-up Resis	stor Enable	e Bit				
	0	Disa	ble pull-up	resistor					
	1	1	ble pull-up						
L	<b>D1</b>	4'e Du	ll un Posi	stor Enable	Dit.				
•	0	1	ble pull-up		= DIL				
	1		ole pull-up						
	<b>D</b> 4 /			oton Englis	D:4				
3	P1	1	ble pull-up	stor Enable	e Blt				
	1	-	ble pull-up						
	<u> </u>	Lina							
2	P1.2	2's Pu	II-up Resi	stor Enable	e Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
1	P1.'	1's Pu	II-up Resi	stor Enable	e Bit				
	0	Disa	ble pull-up	resistor					
	1	Enal	ole pull-up	resistor					
)	P1 (	0's Pu	II-up Resi	stor Enable	Bit				
•	0	1	ble pull-up						
	1	-	ble pull-up						
IOTE: A pull-up resistor					en the corre	sponding p	in is selecte	d as nuch-n	ull

**NOTE:** A pull-up resistor of port1 is automatically disabled when the corresponding pin is selected as push-pull output or alternative function.



P2CONH -Port 2	2 Cor	ntrol	Registe	r High By	/te				F2H					
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0					
RESET Value	(	C	0	0	0	0	0	0	0					
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
.76	P2.7	/INT	Configurat	ion Bits										
	0	0	Schmitt tri	gger input	mode									
	0	1	N-channel	open-drair	output mo	de								
	1	1	Not available											
.54	P2.6/INT Configuration Bits													
	0	0	Schmitt tri	gger input	mode									
	0	1	N-channel open-drain output mode											
	1	0	Push-pull output mode											
	1	1	Not available											
.32	P2.5	/INT	Configurat	ion Bits										
	0	0	Schmitt tri	gger input	mode									
	0	1	N-channel	open-drair	output mo	de								
	1	0	Push-pull	output moc	le									
	1	1	Not availa	ble										
.10	P2.4	/INT	Configuration Bits											
	0	0	Schmitt tri	gger input	mode									
	0	1	N-channel	open-drair	output mo	de								
	1	0	Push-pull	output mod	le									
	1	1	Not availa	ble										



P2CONL - Port	2 Co	ntro	l Registe	r Low By	/te				F3H		
Bit Identifier	· -	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
.76	P2.3	B Con	figuration	juration Bits							
	0	0	Schmitt tri	gger input	mode						
	0	1	N-channel	open-drain	output mo	de					
	1	0	Push-pull	output mod	le						
	1	1	Not availa	ble							
.54	P2.2	P2.2/SI Configuration Bits									
	0	0		gger input							
	0	1	N-channel	open-drain	output mo	de					
	1	0	Push-pull	output mod	le						
	1	1	Not availa	ble							
.32	P2.1	/SO (	Configurat	ion Bits							
	0	0	Schmitt tri	gger input	mode						
	0	1	N-channel	open-drain	output mo	de					
	1	0	Push-pull	output mod	le						
	1	1	Alternative	e function (S	SO)						
.10	P2.0	)/SCK	Configura	tion Bits							
	0	0	Schmitt tri	gger input	mode (SCk	()					
	0	1	N-channel	open-drain	output mo	de					

0	0	Schmitt trigger input mode (SCK)
0	1	N-channel open-drain output mode
1	0	Push-pull output mode
1	1	Alternative function (SCK)



\_

P2INT — Port 2 In	terr	upt E	Enable R	egister					F5H	
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
.7	P2.7/INT External Interrupt Edge Selection Bit									
	0	1	ct falling ed	-	-					
	1 Select rising edge									
.6	P2 7	7/INT I	External Ir	nterrupt Er	able Bit					
	0	1	ble interrup	-						
	1		ole interrupt							
.5	-	1		nterrupt Ec	lge Select	ion Bit				
	0		ct falling ed	-						
	1	Sele	ct rising ed	lge						
.4	P2.6	5/INT I	External Ir	nterrupt Er	nable Bit					
	0	Disa	ble interrup	t						
	1	Enat	ole interrupt	t						
.3	P2.5	5/INT I	External Ir	nterrupt Ec	lae Select	ion Bit				
	0	1	ct falling ed	-	5					
	1	Sele	ct rising ed	lge						
-				=						
.2	<b>P2.</b> 5	r	External Ir	nterrupt Er	hable Bit					
	1		ble interrupt							
	L	L								
.1	P2.4	I/INT I	External Ir	nterrupt Ec	lge Select	ion Bit				
	0	Sele	ct falling ec	dge						
	1	Sele	ct rising ed	lge						
.0	P2.4	I/INT I	External Ir	nterrupt Er	able Bit					
	0	T	ble interrup	-						
	1		ole interrupt							
	R									

P2PUR –Port 2	2 Pull-up	Resistors	Enable R	egister				F4H
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	P2.7's	Pull-up Resi	stor Enable	e Bit				
	0 D	isable pull-up	resistor					
	1 E	nable pull-up	resistor					
6	P2.6's	Pull-up Resi	stor Enable	e Bit				
	0 D	isable pull-up	resistor					
	1 E	nable pull-up	resistor					
5	P2.5's	Pull-up Resi	stor Enable	e Bit				
	0 D	isable pull-up	resistor					
	1 E	nable pull-up	resistor					
4	P2.4's	Pull-up Resi	stor Enable	e Bit				
	0 D	isable pull-up	resistor					
	1 E	nable pull-up	resistor					
3	P2.3's	Pull-up Resi	stor Enable	e Bit				
	0 D	isable pull-up	resistor					
	1 E	nable pull-up	resistor					
2	P2.2's	Pull-up Resi	stor Enable	e Bit				
		isable pull-up						
	1 E	nable pull-up	resistor					
1	<b>P2 1</b> /a	Pull-up Resi	otor Enchl	. Dit				
1		isable pull-up						
		nable pull-up						
0	P2.0's	Pull-up Resi	stor Enable	e Bit				
	0 D	isable pull-up	resistor					
	1 E	nable pull-up	resistor					

**NOTE:** A pull-up resistor of port 2 is automatically disabled when the corresponding pin is selected as push-pull output or alternative function.



P3CONH – Por	rt 3 Co	ontro	l Registe	er High B	yte				F6H			
Bit Identifier	<b>—</b>	7	.6	.5	.4	.3	.2	.1	.0			
<b>RESET Value</b>		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
.76	P3.7/SEG24 Configuration Bits											
	0	0	Input mod	е								
	0	1	N-channe	l open-drair	n output mo	de						
	1 0 Push-pull output mode											
	1	1 1 Alternative function (SEG24)										
.54	P3.6	P3.6/SEG25 Configuration Bits										
	0	0	Input mod	е								
	0	1	N-channel open-drain output mode									
	1	0	Push-pull	output mod	de							
	1	1	Alternative	e function (	SEG25)							
.32	P3.5	5/SEG	26 Configu	uration Bit	s							
	0	0	Input mod	е								
	0	1		-	n output mo	de						
	1	0		output mod								
	1	1	Alternative	e function (	SEG26)							
.10	P3.4	I/SEG	i27 Configu	uration Bit	S							
	0	0	Input mod	е								
	0	1	N-channe	l open-drair	n output mo	de						
	1	0	Push-pull	output mod	de							
	1	1	Alternative	e function (	SEG27)							



Cor	ntrol	Register	Low By	te				F7H
	7	.6	.5	.4	.3	.2	.1	.0
(	C	0	0	0	0	0	0	0
R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
P3.3	/SEG	28 Configu	ration Bits	6				
0	0	Input mode	е					
0	1	N-channel	open-drain	output mo	de			
1	0	Push-pull	output mod	е				
1	1	Alternative	function (S	SEG28)				
<b>P3.2</b> 0 1	/SEG 0 1 0 1	Input mode N-channel Push-pull	e open-drain output mod	output mod	de			
P3.1	/SEG	30 Configu	iration Bits	6				
0	0	Input mode	e					
0	1	N-channel	open-drain	output mo	de			
1	0	Push-pull	output mod	е				
1	1	Alternative	function (S	SEG30)				
	P3.3 0 0 1 1 7.2 0 0 1 1 1 7.1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.7         0         R/W         P3.3/SEG         0       0         1       0         1       1         P3.2/SEG         0       0         1       1         P3.2/SEG         0       0         1       1         P3.1/SEG         0       0         1       1         P3.1/SEG         0       0         1       1	.7       .6         0       0         R/W       R/W         P3.3/SEG28 Configu         0       0         0       0         1       N-channel         1       0         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1      <	.7       .6       .5         0       0       0         R/W       R/W       R/W         P3.3/SEG28 Configuration Bits         0       0       Input mode         0       1       N-channel open-drain         1       0       Push-pull output mod         1       1       Alternative function (S         P3.2/SEG29 Configuration Bits         0       0       Input mode         0       1       N-channel open-drain         1       0       Push-pull output mod         1       1       Alternative function (S         P3.1/SEG30 Configuration Bits         0       0       Input mode         0       1       N-channel open-drain         1       0       Push-pull output mod         1       1       Alternative function (S         P3.1/SEG30 Configuration Bits         0       0       Input mode         0       1       N-channel open-drain         1       0       Push-pull output mod	0       0       0       0         R/W       R/W       R/W       R/W         P3.3/SEG28 Configuration Bits         0       0       Input mode         0       0       Input mode         0       1       N-channel open-drain output mode         1       0       Push-pull output mode         1       1       Alternative function (SEG28)         P3.2/SEG29 Configuration Bits         0       0       Input mode         0       1       N-channel open-drain output mode         1       0       Push-pull output mode         1       1       Alternative function (SEG29)         P3.1/SEG30 Configuration Bits         0       0       Input mode         0       1       N-channel open-drain output mode         1       1       Alternative function (SEG29)	.7       .6       .5       .4       .3         0       0       0       0       0         R/W       R/W       R/W       R/W       R/W         P3.3/SEG28 Configuration Bits            0       0       Input mode           0       1       N-channel open-drain output mode           1       0       Push-pull output mode           1       1       Alternative function (SEG28)           P3.2/SEG29 Configuration Bits         0       0       Input mode           0       0       Input mode            1       1       Alternative function (SEG28)            9       0       Input mode             1       1       Alternative function (SEG29)             O       0       Input mode          0       0       Input mode             0       0       Input mode	.7       .6       .5       .4       .3       .2         0       0       0       0       0       0       0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         P3.3/SEG28 Configuration Bits              0       0       Input mode             0       0       Input mode             1       0       Push-pull output mode             1       1       Alternative function (SEG28)             0       0       Input mode              0       0       Input mode              1       1       Alternative function (SEG29)             9.1/SEG30 Configuration Bits               0       0       Input mode	.7       .6       .5       .4       .3       .2       .1         0       0       0       0       0       0       0       0         R/W       R/W       R/W       R/W       R/W       R/W       R/W       R/W         P3.3/SEG28 Configuration Bits               0       0       Input mode               0       0       Input mode              0       1       N-channel open-drain output mode             1       1       Alternative function (SEG28)            0       0       Input mode             0       1       N-channel open-drain output mode             1       0       Push-pull output mode             1       1       Alternative function (SEG29)            <

## P3.0/SEG31 Configuration Bits

0	0	Input mode
0	1	N-channel open-drain output mode
1	0	Push-pull output mode
1	1	Alternative function (SEG31)



			Register				F8H
	7.6	.5	.4	.3	.2	.1	.0
(	) 0	0	0	0	0	0	0
R/	W R/\	N R/W	R/W	R/W	R/W	R/W	R/W
P3.7	's Pull-up F	Resistor Enat	ole Bit				
0	Disable pu	ll-up resistor					
1	Enable pul	-up resistor					
P3.6	's Pull-up F	Resistor Enat	le Bit				
0	Disable pu	ll-up resistor					
1	Enable pul	-up resistor					
P3.5	's Pull-up F	Resistor Enat	le Bit				
0	Disable pu	ll-up resistor					
1	Enable pul	-up resistor					
<b>D3</b> /	'e Pull-un F	Posistor Engl	lo Bit				
-	-						
1							
-	-		ole Bit				
	•	•					
P3.2	's Pull-up F	Resistor Enab	ole Bit				
0		•					
1	Enable pul	-up resistor					
P3.1	's Pull-up F	Resistor Enab	ole Bit				
0	Disable pu	ll-up resistor					
1	Enable pul	l-up resistor					
P3.0	's Pull-up F	Resistor Enat	ole Bit				
0	-						
1	Enable pul	-up resistor					
	R/         0         0         1         P3.6         0         1         P3.6         0         1         P3.7         0         1         P3.6         0         1         P3.4         0         1         P3.3         0         1         P3.2         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1	R/W       R/W         93.7's Pull-up F         0       Disable pull         1       Enable pull	R/WR/WR/W <b>P3.7's Pull-up Resistor Enate</b> 0Disable pull-up resistor1Enable pull-up resistor<	R/WR/WR/WR/WP3.7's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resistorP3.6's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resistor1Enable pull-up resistor1Enable pull-up resistor0Disable pull-up resistor1Enable pull-up resistor <td>R/WR/WR/WR/WR/WP3.7's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resistorP3.6's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resistor1Enable pull-up resistorP3.5's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resisto</td> <td>R/W       R/W       R/W       R/W       R/W       R/W         <b>P3.7'S Pull-up Resistor Enable Bit</b>       0       Disable pull-up resistor         1       Enable pull-up resistor         <b>P3.6'S Pull-up Resistor Enable Bit</b>       0         0       Disable pull-up resistor         1       Enable pull-up resistor         <b>P3.6'S Pull-up Resistor Enable Bit</b>       0         0       Disable pull-up resistor         <b>P3.5'S Pull-up Resistor Enable Bit</b>       0         0       Disable pull-up resistor         1       Enable pull-up resistor      <t< td=""><td>R/W       R/W       R/W       R/W       R/W       R/W       R/W         P3.7's Pull-up Resistor Enable Bit      </td></t<></td>	R/WR/WR/WR/WR/WP3.7's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resistorP3.6's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resistor1Enable pull-up resistorP3.5's Pull-up Resistor Enable Bit0Disable pull-up resistor1Enable pull-up resisto	R/W       R/W       R/W       R/W       R/W       R/W <b>P3.7'S Pull-up Resistor Enable Bit</b> 0       Disable pull-up resistor         1       Enable pull-up resistor <b>P3.6'S Pull-up Resistor Enable Bit</b> 0         0       Disable pull-up resistor         1       Enable pull-up resistor <b>P3.6'S Pull-up Resistor Enable Bit</b> 0         0       Disable pull-up resistor <b>P3.5'S Pull-up Resistor Enable Bit</b> 0         0       Disable pull-up resistor         1       Enable pull-up resistor <t< td=""><td>R/W       R/W       R/W       R/W       R/W       R/W       R/W         P3.7's Pull-up Resistor Enable Bit      </td></t<>	R/W       R/W       R/W       R/W       R/W       R/W       R/W         P3.7's Pull-up Resistor Enable Bit

output or alternative function.



P4CONH - Port	4 Co	ntro	l Registe	er High B	yte				F9H
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
<b>RESET Value</b>	(	0	0	0	0	0	0	0	0
Read/Write	R/	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
.76	P4.7	/SEG	16 Configu	uration Bit	S				
	0	0	Input mod	е					
	0	1	Input with	pull-up res	istor				
	1	0	Push-pull	output mod	le				
	1	1	Alternative	e function (	SEG16)				
.54	<b></b>	1	17 Configu		s				
	0	0	Input mod						
	0	1	-	pull-up res					
	1	0		output moo					
	1	1	Alternative	e function (	SEG17)				
.32	P4.5	i/SEG	18 Configu	uration Bit	s				
	0	0	Input mod	e					
	0	1	Input with	pull-up res	istor				
	1	0	Push-pull	output mod	le				

#### P4.4/SEG19 Configuration Bits

1

1

Alternative function (SEG18)

0	0	Input mode
0	1	Input with pull-up resistor
1	0	Push-pull output mode
1	1	Alternative function (SEG19)



Cont	trol	Register	Low Byt	е				FAH					
.7	7	.6	.5	.4	.3	.2	.1	.0					
C	)	0	0 0 0 0 0 0										
R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
P4.3/	/SEG	20 Configu	0 Configuration Bits										
0	0	Input mode											
0	1	Input with	pull-up resi	stor									
1	0	Push-pull	output mod	le									
1	1	Alternative	e function (S	SEG20)									
P4.2/	/SEG	21 Configu	ration Bits	6									
0	0	Input mode	е										
0	1	Input with	pull-up resi	stor									
1	0	Push-pull	output mod	le									
1	1	Alternative	function (S	SEG21)									
P4.1/	/SEG	22 Configu	ration Bits	6									
0	0	Input mode	е										
0	1	Input with	pull-up resi	stor									
1	0	Push-pull	output mod	le									
1	1	Alternative	function (S	SEG22)									
D4 0	/9EG	23 Configu	uration Bits	-									
1		-											
				stor									
		-											
	<b>P4.3</b> 0 0 1 1 1 <b>P4.2</b> 0 0 1 1 1 <b>P4.1</b> 0 0 1 1 1 1	.7         0         R/W         P4.3/SEG         0       0         1       0         1       1         P4.2/SEG         0       0         0       1         P4.2/SEG         0       0         1       1         P4.1/SEG         0       0         1       1         P4.1/SEG         0       1         1       0         1       1         P4.1/SEG       0         0       1         1       0         1       0         1       0         1       0         1       0         1       0         1       0         1       0	.7       .6         0       0         R/W       R/W         P4.3/SEG20 Configu         0       0         0       0         1       1         1       0         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1         1       1	.7       .6       .5         0       0       0         R/W       R/W       R/W         P4.3/SEG20 Configuration Bits         0       0       Input mode         0       0       Input with pull-up reside         1       0       Push-pull output mode         1       0       Push-pull output mode         1       1       Alternative function (State         P4.2/SEG21 Configuration Bits         0       0       Input mode         0       1       Input mode         0       1       Input mode         0       1       Input mode         0       1       Input mode         1       0       Push-pull output mode         1       1       Alternative function (State         P4.1/SEG22 Configuration Bits         0       0       Input mode         0       1       Input mode         0       1       Input mode         0       1       Alternative function (State         P4.0/SEG23 Configuration Bits       O         0       1       Input mode         0       0       Input mode<	0         0         0         0         0           R/W         R/W         R/W         R/W         R/W           P4.3/SEG20 Configuration Bits           0         0         Input mode         1           0         0         Input with pull-up resistor         1           1         0         Push-pull output mode         1           1         1         Alternative function (SEG20)           P4.2/SEG21 Configuration Bits           0         0         Input mode           0         1         Input with pull-up resistor           1         0         Push-pull output mode           1         1         Alternative function (SEG21)           P4.1/SEG22 Configuration Bits           0         0         Input with pull-up resistor           1         1         Alternative function (SEG21)           P4.1/SEG22 Configuration Bits           0         0         Input with pull-up resistor           1         0         Push-pull output mode           1         1         Alternative function (SEG22)           P4.0/SEG23 Configuration Bits           0         0         Input mode </td <td>.7       .6       .5       .4       .3         0       0       0       0       0         R/W       R/W       R/W       R/W       R/W         P4.3/SEG20 Configuration Bits         0       0       Input mode      </td> <td>.7       .6       .5       .4       .3       .2         0       0       0       0       0       0       0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         P4.3/SEG20 Configuration Bits       0       0       Input mode           0       0       Input with pull-up resistor            1       0       Push-pull output mode            1       1       Alternative function (SEG20)           P4.2/SEG21 Configuration Bits         0       0       Input with pull-up resistor           1       1       Alternative function (SEG21)           P4.1/SEG22 Configuration Bits         0       0       Input with pull-up resistor           1       1       Alternative function (SEG21)           P4.1/SEG22 Configuration Bits             0       0       Input with pull-up resistor            1</td> <td>.7         .6         .5         .4         .3         .2         .1           0         0         0         0         0         0         0         0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           P4.3/SEG20 Configuration Bits           0         0         Input mode         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -</td>	.7       .6       .5       .4       .3         0       0       0       0       0         R/W       R/W       R/W       R/W       R/W         P4.3/SEG20 Configuration Bits         0       0       Input mode	.7       .6       .5       .4       .3       .2         0       0       0       0       0       0       0         R/W       R/W       R/W       R/W       R/W       R/W       R/W         P4.3/SEG20 Configuration Bits       0       0       Input mode           0       0       Input with pull-up resistor            1       0       Push-pull output mode            1       1       Alternative function (SEG20)           P4.2/SEG21 Configuration Bits         0       0       Input with pull-up resistor           1       1       Alternative function (SEG21)           P4.1/SEG22 Configuration Bits         0       0       Input with pull-up resistor           1       1       Alternative function (SEG21)           P4.1/SEG22 Configuration Bits             0       0       Input with pull-up resistor            1	.7         .6         .5         .4         .3         .2         .1           0         0         0         0         0         0         0         0           R/W         R/W         R/W         R/W         R/W         R/W         R/W         R/W           P4.3/SEG20 Configuration Bits           0         0         Input mode         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -					



P5CONH – Port 5 Control Register High Byte													
Bit Identifier		7	.6	.6 .5 .4 .3 .2 .1									
<b>RESET Value</b>	(	C	0 0 0 0 0										
Read/Write	R/	′W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
.76	P5.7	/SEG	8 Configur	8 Configuration Bits									
	0	0	Input mod	е									
	0	1	Input with	pull-up res	istor								
	1	0	Push-pull	output moc	le								
	1	1	Alternative	e function (S	SEG8)								
.54	1	r	9 Configur										
	0	0	Input mod										
	0	1		pull-up res									
	1	0		output moc									
	1	1	Alternative	e function (S	SEG9)								
.32	P5.5	/SEG	10 Configu	uration Bit	S								
	0	0	Input mod	е									
	0	1	Input with	pull-up res	istor								
	1	0	Push-pull	output moc	le								

## P5.4/SEG11 Configuration Bits

Alternative function (SEG10)

1

1

0	0	Input mode
0	1	Input with pull-up resistor
1	0	Push-pull output mode
1	1	Alternative function (SEG11)



P5CONL - Port	CONL – Port 5 Control Register Low Byte												
Bit Identifier	<b>.</b>	7	.6	.5	.4	.3	.2	.1	.0				
RESET Value		0	0	0	0	0	0	0	0				
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
.76	P5.3	8/SEG	12 Configu	uration Bit	S								
	0	0	Input mod	е									
	0	1	Input with	pull-up res	istor								
	1	0	Push-pull	output mod	le								
	1	1	Alternative	e function (	SEG12)								
.54	0	0	13 Configu	е									
	0	1	· ·	pull-up res									
	1	0		output moc									
	1	1	Alternative	e function (S	SEG13)								
.32	P5.1	/SEG	14 Configu	uration Bit	S								
	0	0	Input mod	е									
	0	1	Input with	pull-up res	istor								
	1	0	Push-pull	Push-pull output mode									
	1	1	Alternative	e function (	SEG14)								
1.0			15 Config	unation Dit									

#### P5.0/SEG15 Configuration Bits

0	0	Input mode
0	1	Input with pull-up resistor
1	0	Push-pull output mode
1	1	Alternative function (SEG15)



<b>P6CON</b> – Port 6 0	Cont	rol R	egister						FDH			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value	(	C	0	0	0	0	0	0	0			
Read/Write	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
.76	P6.7	P6.7-P6.6/SEG0-SEG1 Configuration Bits										
	0	0	Input mod	е								
	0	1	Input with	pull-up res	istor							
	1	0	Push-pull	output moc	le							
	1	1	Alternative	e function (	SEG0-SEG	1)						
.54	<b>P6.5</b>	- <b>P6.4</b> 0	/SEG2-SEC	•	iration Bits	5						
	0	1	Input with	pull-up res	istor							
	1	0	Push-pull	output moc	le							
	1	1	Alternative	e function (	SEG2-SEG	3)						
.32	<b>P6.3</b>	- <b>P6.2</b> 0	/SEG4-SEC	-	ration Bits	5						
	0	1	Input with	pull-up res	istor							
	1	0	Push-pull	output moc	le							
	1	1 1 Alternative function (SEG4-SEG5)										
.10	P6.1	-P6.0	/SEG6-SEC	37 Configu	ration Bits	6						

0	0	Input mode
0	1	Input with pull-up resistor
1	0	Push-pull output mode
1	1	Alternative function (SEG6-SEG7)



SIOCON - sio	Con	trol R	egister						D0H			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
.7	SIO	Shift	Clock Sel	ection Bit								
	0	Interr	nal clock (l	clock (P.S clock)								
	1	Exter	nal clock	(SCK)								
.6	Data	a Direc	ction Cont	trol Bit								
	0	MSB	-first mode	•								
	1	LSB-	first mode									
.5	SIO	Mode	Selection	n Bit								
	0	Rece	ive-only m	ode								
	1	Trans	smit/Receiv	ve mode								
.4		T	-	election Bi								
	0			ges, Rx at ri								
	1	Tx at	rising eag	es, Rx at fa	illing edges							
.3	SIO	Coun	ter Clear a	and Shift S	Start Bit							
	0	No a	ction									
	1	Clear	3-bit cour	nter and sta	rt shifting							
.2	SIO	Shift	Operation	n Enable B	it							
	0	Disat	ole shifter a	and clock c	ounter							
	1	Enab	le shifter a	and clock co	ounter							
.1	SIO	Intorr	upt Enabl	o Bit								
	0	1	ole SIO inte									
	1		le SIO inte									
		1		-								
.1	SIO Interrupt Pending Bit											
	0	No in	terrupt per	nding (when	read), Clea	ar pending I	oit (when wi	rite)				
	1	Interr	upt is pend	ding (when ı	read)							



STPCON – Stop Control Register											
Bit Identifier	.7		.6		5		4	.3	.2	.1	.0
<b>RESET Value</b>	0		0		0	(	)	0	0	0	0
Read/Write	R/V	V	R/W	R	/W	R/	W	R/W	R/W	R/W	R/W
.70	Stop	Contro	l Bits								
	1	0	0	0	1	0	1	Enable St	op instructi	on	
		Other values Disable Stop instruction									

**NOTE:** Before executing the STOP instruction, the STPCON register must be set to "10100101B". Otherwise the STOP instruction will not execute.



SYM — System M	ode F	Regi	ster							DFH	
Bit Identifier	.7	,	.6	;	.5	.4	.3	.2	.1	.0	
RESET Value	х	x x x x 0 0 0 0									
Read/Write	-	-	_		_	-	R/W	R/W	R/W	R/W	
.74 .3				C9234/P							
	0	Disa	able all	l interru	pt (DI ins	struction)					
	1	Ena	ble all	interrup	ot (EI ins	truction)					
.20	Page	e Sele	ection	Bits							
	0	0	0	Page 0							

Not available

Other values

#### 4-31

TACON — Timer	1/A (	Cont	rol R	legister					EBH					
Bit Identifier	. 7	7	.6	.5	.4	.3	.2	.1	.0					
RESET Value	C	)	0	0	0	0	0	0	0					
Read/Write	R/	W	R/W	/ R/W	R/W	R/W	R/W	R/W	R/W					
.7	Tim	er 1 N	/lode :	Selection Bit	lection Bit									
	0	Two	8-bit t	imers mode (Ti	ners mode (Timer A/B)									
	1	One	16-bit	timer mode (Tir	mer 1)									
6.4	Time	~ 1/1	Clas	k Coloction Di	<b>1</b> 0									
.64	0			k Selection Bi	is									
	0	0	1	fxx/256										
	0	1	0	fxx/64										
	0	1	1	fxx/8										
	1	0	0	fxx (system clo	ock)									
	1	0	1	fxt (sub clock)										
	1	1	0	T1CLK (extern	al clock)									
	1	1	1	Not available										
.3	Tim	er 1/A		nter Clear Bit										
	0	No e	ffect											
	1	Clea	r the t	imer 1/A counte	r (when wr	ite)								
.2	Tim	er 1/A	Cou	nter Enable Bi	t									
	0	Disa	ble co	unting operatior	า									
	1	Enal	ole cou	unting operation										
.1	Tim	or 1/A	Intor	rupt Enable B	i+									
	0	1	ble int	-										
	1		ole inte											
		Lina		Jinapt										
.0	Tim	er 1/A	Inter	rupt Pending	Bit									
	0	No ir	nterrup	ot pending bit (w	hen read),	Clear pendi	ng bit (whe	n write)						
	1	Inter	rupt is	pending (when	read)									



TBCON — Timer	BC	ontro	ol Reg	giste	r					ECH			
Bit Identifier		7	.6	.6 .5 .4 .3 .2 .1									
RESET Value		_	0		0	0	0	0	0	0			
Read/Write		-	R/V	V	R/W	R/W	R/W	R/W	R/W	R/W			
.7	Not	used f	or S3C										
.64	Tim	er B (	Clock Selection Bits										
	0	0	0 fxx/512										
	0	0	1 1	fxx/25	6								
	0	1	0 1	fxx/64									
	0	1	1 1	fxx/8									
	1	0	0 1	fxt (su	ıb clock)								
.3	Tim	er B (	Counte	er Cle	ar Bit								
	0	No e	ffect										
	1	Clea	r the tir	mer B	counter (	when write	)						
.2	Tim	er B (	Counte	er Ena	able Bit								
	0	Disa	ble cou	unting	operation								
	1	Enal	ole cou	inting o	operation								
				_									
.1	<b></b>	1		-	able Bit								
	0		ble inte										
	1	Enat	ole inter	rrupt									
.0	Tim	er B I	nterru	pt Pe	nding Bit	t							
	0	T		-	-		ar pending	bit (when w	rite)				
	<u> </u>	1					_						

Interrupt is pending (when read)

1




WTCON — Watc	h Tir	ner (	Control R	Register					DAH
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
RESET Value		0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
.7	Watch Timer Clock Selection Bit								
	0	Sele	ct main clo	ck divided	by 2 <sup>7</sup> (fx/12	28)			
	1	Sele	ct sub cloc	k (fxt)					
.6	Wat	ch Ti	mer Interru	upt Enable	e Bit				
	0	Disable watch timer interrupt							
	1	Enal	Enable watch timer interrupt						
.54	Buz	zer S	ignal Seleo	ction Bits					
	0	0	0.5 kHz						
	0	1	1 kHz						
	1	0	2 kHz						
	1	1	4 kHz						
.32	Wat	ch Ti	mer Speed	Selectior	n Bits				
-	0	0							
	0	1 Set watch timer interrupt to 0.5s							
	1	0 Set watch timer interrupt to 0.25s							
	1	1 Set watch timer interrupt to 3.91ms							
.1	Wat	ch Ti	mer Enabl	e Bit					
	0 Disable watch timer; Clear frequency dividing circuits								
	1	Enable watch timer							
.0	Wat	ch Ti	mer Interru	upt Pendir	ng Bit				
	0								
	1		rupt is pend			. 5	,	,	
	L	I		<u> </u>					



# 5 INTERRUPT STRUCTURE

# OVERVIEW

The SAM88RCRI interrupt structure has two basic components: a vector, and sources. The number of interrupt sources can be serviced through a interrupt vector which is assigned in ROM address 0000H–0001H.



#### Figure 5-1. S3C9-Series Interrupt Type

#### INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can be controlled in two ways: globally, or by specific interrupt level and source. The systemlevel control points in the interrupt structure are therefore:

- Global interrupt enable and disable (by EI and DI instructions)
- Interrupt source enable and disable settings in the corresponding peripheral control register(s)

#### ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

The system mode register, SYM (DFH), is used to enable and disable interrupt processing.

SYM.3 is the enable and disable bit for global interrupt processing, which you can set by modifying SYM.3. An Enable Interrupt (EI) instruction must be included in the initialization routine that follows a reset operation in order to enable interrupt processing. Although you can manipulate SYM.3 directly to enable and disable interrupts during normal operation, we recommend that you use the EI and DI instructions for this purpose.



#### INTERRUPT PENDING FUNCTION TYPES

When the interrupt service routine has executed, the application program's service routine must clear the appropriate pending bit before the return from interrupt subroutine (IRET) occurs.

#### INTERRUPT PRIORITY

Because there is not a interrupt priority register in SAM87RCRI, the order of service is determined by a sequence of source which is executed in interrupt service routine.




Figure 5-2. Interrupt Function Diagram



#### INTERRUPT SOURCE SERVICE SEQUENCE

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request pending bit to "1".
- 2. The CPU generates an interrupt acknowledge signal.
- 3. The service routine starts and the source's pending flag is cleared to "0" by software.
- 4. Interrupt priority must be determined by software polling method.

#### INTERRUPT SERVICE ROUTINES

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be enabled (EI, SYM.3 = "1")
- Interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the global interrupt enable bit in the SYM register (DI, SYM.3 = "0") to disable all subsequent interrupts.
- 2. Save the program counter and status flags to stack.
- 3. Branch to the interrupt vector to fetch the service routine's address.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, an Interrupt Return instruction (IRET) occurs. The IRET restores the PC and status flags and sets SYM.3 to "1"(EI), allowing the CPU to process the next interrupt request.

#### **GENERATING INTERRUPT VECTOR ADDRESSES**

The interrupt vector area in the ROM contains the address of the interrupt service routine. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to stack.
- 2. Push the program counter's high-byte value to stack.
- 3. Push the FLAGS register values to stack.
- 4. Fetch the service routine's high-byte address from the vector address 0000H.
- 5. Fetch the service routine's low-byte address from the vector address 0001H.
- 6. Branch to the service routine specified by the 16-bit vector address.



#### S3C9234/P9234 INTERRUPT STRUCTURE

The S3C9234/P9234 microcontroller has eleven peripheral interrupt sources:

- Timer 1/A interrupt
- Timer B interrupt
- SIO interrupt
- Watch Timer interrupt
- Three external interrupts for port 1
- Four external interrupts for port 2






Figure 5-3. S3C9234/P9234 Interrupt Structure



# ${}^{\textcircled{O}}$ Programming Tip — How to Clear an Interrupt Pending Bit

As the following examples are shown, a load instruction should be used to clear an interrupt pending bit of INTPND register.

#### Examples:

1.	LD • • IRET	INTPND, #11111011B	; Clear P1.2's interrupt pending bit
2.	AND • • IRET	WTCON, #11111110B	; Clear watch timer interrupt pending bit



# 6 SAM88RCRI INSTRUCTION SET

## **OVERVIEW**

The SAM88RCRI instruction set is designed to support the large register file. It includes a full complement of 8-bit arithmetic and logic operations. There are 41 instructions. No special I/O instructions are necessary because I/O control and data registers are mapped directly into the register file. Flexible instructions for bit addressing, rotate, and shift operations complete the powerful data manipulation capabilities of the SAM88RCRI instruction set.

#### **REGISTER ADDRESSING**

To access an individual register, an 8-bit address in the range 0-255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Section 2, "Address Spaces".

#### ADDRESSING MODES

There are six addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), and Immediate (IM). For detailed descriptions of these addressing modes, please refer to Section 3, "Addressing Modes".



Table 0-1. Instruction Group Summary					
Mnemonic	Operands	Instruction			
Load Instruction	S				
CLR	dst	Clear			
LD	dst,src	Load			
LDC	dst,src	Load program memory			
LDE	dst,src	Load external data memory			
LDCD	dst,src	Load program memory and decrement			
LDED	dst,src	Load external data memory and decrement			
LDCI	dst,src	Load program memory and increment			
LDEI	dst,src	Load external data memory and increment			
POP	dst	Pop from stack			
PUSH	SrC	Push to stack			
Arithmetic Instru	ctions				
ADC	dst,src	Add with carry			
ADD	dst,src	Add			
CP	dst,src	Compare			
DEC	dst	Decrement			
INC	dst	Increment			
SBC	dst,src	Subtract with carry			
SUB	dst,src	Subtract			
Logic Instruction	IS				
AND	dst,src	Logical AND			
СОМ	dst	Complement			
OR	dst,src	Logical OR			
XOR	dst,src	Logical exclusive OR			
	,	5			

Table 6-1. Instruction Group Summary



#### S3C9234/P9234

Mnemonic	Operands	Instruction	
Program Control	Instructions		
CALL	dst	Call procedure	
IRET		Interrupt return	
JP	cc,dst	Jump on condition code	
JP	dst	Jump unconditional	
JR	cc,dst	Jump relative on condition code	
RET		Return	
Bit Manipulation	Instructions		
ТСМ	dst,src	Test complement under mask	
TM	dst,src	Test under mask	
Rotate and Shift	Instructions		
RL	dst	Rotate left	
RLC	dst	Rotate left through carry	
RR	dst	Rotate right	
RRC	dst	Rotate right through carry	
SRA	dst	Shift right arithmetic	
CPU Control Inst	ructions		
CCF		Complement carry flag	
DI		Disable interrupts	
EI		Enable interrupts	
IDLE		Enter Idle mode	
NOP		No operation	
RCF		Reset carry flag	
SCF		Set carry flag	
STOP		Enter Stop mode	

Table 6-1. Instruction Group Summary (Continued)

## FLAGS REGISTER (FLAGS)

The FLAGS register contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.4 – FLAGS.7, can be tested and used with conditional jump instructions;

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.




Figure 6-1. System Flags Register (FLAGS)

## FLAG DESCRIPTIONS

### Overflow Flag (FLAGS.4, V)

The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than – 128. It is also cleared to "0" following logic operations.

## Sign Flag (FLAGS.5, S)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

## Zero Flag (FLAGS.6, Z)

For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

## Carry Flag (FLAGS.7, C)

The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.



# INSTRUCTION SET NOTATION

Flag	Description					
С	Carry flag					
Z	Zero flag					
S	Sign flag					
V	Overflow flag					
0	Cleared to logic zero					
1	Set to logic one					
*	Set or cleared according to operation					
-	Value is unaffected					
х	Value is undefined					

# Table 6-2. Flag Notation Conventions

# Table 6-3. Instruction Set Symbols

Symbol	Description
dst	Destination operand
src	Source operand
@	Indirect register address prefix
PC	Program counter
FLAGS	Flags register (D5H)
#	Immediate operand or register address prefix
н	Hexadecimal number suffix
D	Decimal number suffix
В	Binary number suffix
орс	Opcode



Notation	Description	Actual Operand Range
сс	Condition code	See list of condition codes in Table 6-6.
r	Working register only	Rn (n = 0–15)
rr	Working register pair	RRp (p = 0, 2, 4,, 14)
R	Register or working register	reg or Rn (reg = 0–255, n = 0–15)
RR	Register pair or working register pair	reg or RRp (reg = 0–254, even number only, where $p = 0, 2,, 14$ )
lr	Indirect working register only	@Rn (n = 0–15)
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0–255, n = 0–15)
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = 0–254, even only, where $p = 0, 2,, 14$ )
Х	Indexed addressing mode	#reg[Rn] (reg = 0–255, n = 0–15)
XS	Indexed (short offset) addressing mode	#addr[RRp] (addr = range -128 to +127, where p = 0, 2,, 14)
xl	Indexed (long offset) addressing mode	#addr [RRp] (addr = range 0–8191, where $p = 0, 2,, 14$ )
da	Direct addressing mode	addr (addr = range 0–8191)
ra	Relative addressing mode	addr (addr = number in the range +127 to -128 that is an offset relative to the address of the next instruction)
im	Immediate addressing mode	#data (data = 0–255)

Table 6-4. Instruction Notation Conventions



	OPCODE MAP									
				LOW	ER NIBBLE	(HEX)				
		0	1	2	3	4	5	6	7	
U	0	DEC R1	DEC IR1	ADD r1,r2	ADD r1,lr2	ADD R2,R1	ADD IR2,R1	ADD R1,IM		
Ρ	1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,lr2	ADC R2,R1	ADC IR2,R1	ADC R1,IM		
Ρ	2	INC R1	INC IR1	SUB r1,r2	SUB r1,Ir2	SUB R2,R1	SUB IR2,R1	SUB R1,IM		
Е	3	JP IRR1		SBC r1,r2	SBC r1,lr2	SBC R2,R1	SBC IR2,R1	SBC R1,IM		
R	4			OR r1,r2	OR r1,Ir2	OR R2,R1	OR IR2,R1	OR R1,IM		
	5	POP R1	POP IR1	AND r1,r2	AND r1,Ir2	AND R2,R1	AND IR2,R1	AND R1,IM		
N	6	COM R1	COM IR1	TCM r1,r2	TCM r1,Ir2	TCM R2,R1	TCM IR2,R1	TCM R1,IM		
I	7	PUSH R2	PUSH IR2	TM r1,r2	TM r1,Ir2	TM R2,R1	TM IR2,R1	TM R1,IM		
В	8								LD r1, x, r2	
В	9	RL R1	RL IR1						LD r2, x, r1	
L	A			CP r1,r2	CP r1,lr2	CP R2,R1	CP IR2,R1	CP R1,IM	LDC r1, Irr2, xL	
Е	В	CLR R1	CLR IR1	XOR r1,r2	XOR r1,lr2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	LDC r2, Irr2, xL	
	С	RRC R1	RRC IR1		LDC r1,Irr2				LD r1, lr2	
н	D	SRA R1	SRA IR1		LDC r2,Irr1			LD IR1,IM	LD Ir1, r2	
Е	Е	RR R1	RR IR1	LDCD r1,Irr2	LDCI r1,Irr2	LD R2,R1	LD R2,IR1	LD R1,IM	LDC r1, Irr2, xs	
x	F					CALL IRR1	LD IR2,R1	CALL DA1	LDC r2, Irr1, xs	

Table 6-5. Opcode Quick Reference



	OPCODE MAP									
	LOWER NIBBLE (HEX)									
	-	8	9	А	В	С	D	Е	F	
U	0	LD r1,R2	LD r2,R1		JR cc,RA	LD r1,IM	JP cc,DA	INC r1		
Р	1	$\downarrow$	$\downarrow$		$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$		
Р	2									
Е	3									
R	4									
	5									
Ν	6								IDLE	
Т	7	$\downarrow$	$\downarrow$		$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	STOP	
в	8								DI	
в	9								EI	
L	А								RET	
Е	В								IRET	
	С								RCF	
н	D	$\downarrow$	$\downarrow$		$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	SCF	
Е	E								CCF	
х	F	LD	LD		JR	LD	JP	INC	NOP	
		r1,R2	r2,R1		cc,RA	r1,IM	cc,DA	r1		

Table 6-5. Opcode Quick Reference (Continued)



## **CONDITION CODES**

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Binary	Mnemonic	Description	Flags Set
0000	F	Always false	-
1000	т	Always true	-
0111 <sup>(1)</sup>	С	Carry	C = 1
1111 <sup>(1)</sup>	NC	No carry	C = 0
0110 <sup>(1)</sup>	Z	Zero	Z = 1
1110 <sup>(1)</sup>	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	МІ	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110 <sup>(1)</sup>	EQ	Equal	Z = 1
1110 <sup>(1)</sup>	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	(Z  OR  (S  XOR  V)) = 0
0010	LE	Less than or equal	(Z OR (S XOR V)) = 1
1111 <sup>(1)</sup>	UGE	Unsigned greater than or equal	C = 0
0111 <sup>(1)</sup>	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1

### NOTES:

Indicate condition codes that are related to two different mnemonics but which test the same flag.
 For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.

2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.



# INSTRUCTION DESCRIPTIONS

This section contains detailed information and programming examples for each instruction in the SAM88RCRI instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction

# **ADC** — Add With Carry

ADC dst,src

**Operation:** dst <sup>"</sup> dst + src + c

The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

#### Flags:

- **C:** Set if there is a carry from the most significant bit of the result; cleared otherwise.
- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.
- **D:** Always cleared to "0".
- **H:** Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

#### Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst   src		2	4	12	r	r
				6	13	r	lr
орс	SIC	dst	3	6	14	R	R
				6	15	R	IR
орс	dst	src	3	6	16	R	IM

**Examples:** Given: R1 = 10H, R2 = 03H, C flag = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

ADC	R1,R2	$\rightarrow$	R1 = 14H, R2 = 03H
ADC	R1,@R2	$\rightarrow$	R1 = 1BH, R2 = 03H
ADC	01H,02H	$\rightarrow$	Register 01H = 24H, register 02H = 03H
ADC	01H,@02H	$\rightarrow$	Register $01H = 2BH$ , register $02H = 03H$
ADC	01H,#11H	$\rightarrow$	Register 01H = 32H

In the first example, destination register R1 contains the value 10H, the carry flag is set to "1", and the source working register R2 contains the value 03H. The statement "ADC R1,R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in register R1.



# $\mathsf{ADD} - \mathsf{Add}$

ADD	dst,src									
Operation:	The	dst " dst + src The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed.								
Flags:	Z: S: V: D:									
Format:						Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
		орс	dst   src			2	4 6	02 03	r r	r Ir
		орс	SrC	dst	]	3	6 6	04 05	R R	R IR
		орс	dst	SIC	]	3	6	06	R	IM
Examples:	Give ADE ADE ADE ADE		= 12H, R2 R1,R2 R1,@R2 01H,02H 01H,@02H	$\rightarrow$ $\rightarrow$ $\rightarrow$	R1 = 1Cl Register Register	I, R2 = 03⊦ H, R2 = 03⊦ 01H = 24H	H H , register 02 I, register 02	2H = 03H	= 0AH:	

In the first example, destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1,R2" adds 03H to 12H, leaving the value 15H in register R1.

Register 01H = 46H



ADD

01H,#25H

 $\rightarrow$ 

# **AND** – Logical AND

AND dst,src

Operation: dst " dst AND src

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags:

- C: Unaffected.
  - **Z:** Set if the result is "0"; cleared otherwise.
  - S: Set if the result bit 7 is set; cleared otherwise.
  - V: Always cleared to "0".
  - D: Unaffected.
  - H: Unaffected.

### Format:

			Byte	es Cycle	s Opcode (Hex)	e Add <u>dst</u>	r Mode <u>src</u>
орс	dst   src		2	4	52	r	r
				6	53	r	lr
орс	src	dst	3	6	54	R	R
				6	55	R	IR
орс	dst	src	3	6	56	R	IM

**Examples:** Given: R1 = 12

Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND	R1,R2	$\rightarrow$	R1 = 02H, R2 = 03H
AND	R1,@R2	$\rightarrow$	R1 = 02H, R2 = 03H
AND	01H,02H	$\rightarrow$	Register $01H = 01H$ , register $02H = 03H$
AND	01H,@02H	$\rightarrow$	Register $01H = 00H$ , register $02H = 03H$
AND	01H,#25H	$\rightarrow$	Register 01H = 21H

In the first example, destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1,R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in register R1.



# CALL — Call Procedure

CALL	dst
------	-----

Operation:	SP	 SP – 1
	@SP	 PCL
	SP	 SP –1
	@SP	 PCH
	PC	 dst

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	3	14	F6	DA
орс	dst	2	12	F4	IRR

**Examples:** Given: R0 = 15H, R1 = 21H, PC = 1A47H, and SP = 0B2H:

CALL	1521H	$\rightarrow$	SP = 0B0H
			(Memory locations 00H = 1AH, 01H = 4AH, where 4AH
			is the address that follows the instruction.)
CALL	@RR0	$\rightarrow$	SP = 0B0H (00H = 1AH, 01H = 49H)

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0B2H, the statement "CALL 1521H" pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 00H. The PC is then loaded with the value 1521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 01H (because the two-byte instruction format was used). The PC is then loaded with the value 1521H, the address of the first instruction in the program sequence to be executed.



# $\mathbf{CCF}-\mathbf{Complement}$ Carry Flag

## CCF

Operation: C " NOT C

The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero; if C = "0", the value of the carry flag is changed to logic one.

Flags: C: Complemented.

No other flags are affected.

# Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	EF

# **Example:** Given: The carry flag = "0":

## CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.



# CLR - Clear

CLR	dst
Operation:	dst <sup>"</sup> "0"
	The destination location is cleared to "0".
Flags:	No flags are affected.

Format:

		Byte	es Cycles	s Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	B0	R
			4	B1	IR

## **Examples:** Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH:

CLR	00H	$\rightarrow$	Register 00H = 00H
CLR	@01H	$\rightarrow$	Register $01H = 02H$ , register $02H = 00H$

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H. In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.

# **COM** — Complement

dst

COM

Operation: dst "NOT dst

The contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa.

Flags:

- C: Unaffected.
- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

#### Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	60	R
			4	61	IR

## **Examples:** Given: R1 = 07H and register 07H = 0F1H:

COM	R1	$\rightarrow$	R1 = 0F8H
COM	@R1	$\rightarrow$	R1 = 07H, register 07H = 0EH

In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (1111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07H (11110001B), leaving the new value 0EH (00001110B).



# **CP** — Compare

CP dst,src

Operation: dst - src

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags:

- C: Set if a "borrow" occurred (src > dst); cleared otherwise.
- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
- **D:** Unaffected.
- H: Unaffected.

## Format:

_					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	dst   src			2	4	A2	r	r
						6	A3	r	lr
[	орс	src	dst	]	3	6	A4	R	R
						6	A5	R	IR
[	орс	dst	src	]	3	6	A6	R	IM

**Examples:** 1. Given: R1 = 02H and R2 = 03H:

Destination working register R1 contains the value 02H and source register R2 contains the value 03H. The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, C and S are "1".

2. Given: R1 = 05H and R2 = 0AH: CP R1,R2

	JP	UGE,SKIP
	INC	R1
SKIP	LD	R3,R1

In this example, destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1,R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06H remains in working register R3.



# **DEC** — Decrement

DEC

dst

Operation: dst <sup>"</sup> dst - 1

The contents of the destination operand are decremented by one.

Flags:

- C: Unaffected.
  - Z: Set if the result is "0"; cleared otherwise.
  - S: Set if result is negative; cleared otherwise.
  - V: Set if arithmetic overflow occurred, that is, dst value is -128(80H) and result value is +127(7FH); cleared otherwise.
  - D: Unaffected.
  - H: Unaffected.

### Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	00	R
			4	01	IR

## **Examples:** Given: R1 = 03H and register 03H = 10H:

DEC	R1	$\rightarrow$	R1 = 02H
DEC	@R1	$\rightarrow$	Register 03H = 0FH

In the first example, if working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.



# DI - Disable Interrupts

## DI

**Operation:** SYM (2) " 0 Bit zero of the system mode register, SYM.2, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled. Flags: No flags are affected. Format: Opcode **Bytes** Cycles (Hex) opc 1 4 8F Given: SYM = 04H: Example:

### DI

If the value of the SYM register is 04H, the statement "DI" leaves the new value 00H in the register and clears SYM.2 to "0", disabling interrupt processing.



# EI — Enable Interrupts

### EI

Operation: SYM (2) <sup>"</sup> 1 An EI instruction sets bit 2 of the system mode register, SYM.2 to "1". This allows interrupts to be serviced as they occur. If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the EI instruction.

Flags: No flags are affected.

# Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	9F

**Example:** Given: SYM = 00H:

ΕI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 04H, enabling all interrupts (SYM.2 is the enable bit for global interrupt processing).



# $\mathsf{IDLE}-\mathsf{Idle}$ Operation

IDLE					
Operation:					
	The IDLE instruction stops the CPU clock while mode can be released by an interrupt request (I	-	•		continue. Idle
Flags:	No flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst src</u>
	орс	1	4	6F	
Example:	The instruction				
	IDLE				

stops the CPU clock but not the system clock.



# INC - Increment

INC

Operation: dst " ds

dst

dst <sup>"</sup> dst + 1

The contents of the destination operand are incremented by one.

Flags:

- C: Unaffected.
  - **Z:** Set if the result is "0"; cleared otherwise.
  - S: Set if the result is negative; cleared otherwise.
  - V: Set if arithmetic overflow occurred, that is dst value is +127(7FH) and result is -128(80H); cleared otherwise.
  - D: Unaffected.
  - H: Unaffected.

## Format:

			Byte	s Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	dst   opc		1	4	rE	r
					r = 0 to F	
F			1			
	орс	dst	2	4	20	R
				4	21	IR

**Examples:** Given: R0 = 1BH, register 00H = 0CH, and register 1BH = 0FH:

INC	R0	$\rightarrow$	R0 = 1CH
INC	00H	$\rightarrow$	Register 00H = 0DH
INC	@R0	$\rightarrow$	R0 = 1BH, register $01H = 10H$

In the first example, if destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

The next example shows the effect an INC instruction has on register 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1BH from 0FH to 10H.



# IRET — Interrupt Return

IRET IRET

Operation: FLAGS " @SP

SP <sup>"</sup> SP + 1 PC <sup>"</sup> @SP SP <sup>"</sup> SP + 2 SYM(2) <sup>"</sup> 1

This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).

## Format:

IRET (Normal)	Bytes	Cycles	Opcode (Hex)
орс	1	6	BF



# JP — Jump

JP	cc,dst	(Conditional)
51	00,031	(Conditional)

JP dst (Unconditional)

Operation: If cc is true, PC " dst

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

## Format: (1)

	(2)		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	cc   opc	dst	3	8 (3)	ccD	DA
1					cc = 0 to F	
	орс	dst	2	8	30	IRR

#### NOTES:

- 1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
- 2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the opcode are both four bits.

**Examples:** Given: The carry flag (C) = "1", register 00 = 01H, and register 01 = 20H:

JP	C,LABEL_W	$\rightarrow$	LABEL_W = 1000H, PC = 1000H
JP	@00H	$\rightarrow$	PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C,LABEL\_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.



# JR — Jump Relative

JR cc,dst

Operation: If cc is true, PC " PC + dst

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed (See list of condition codes).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

#### Format:

(1)		_	Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
cc   opc	dst		2	6 (2)	ccB	RA
		_			cc = 0 to F	

**NOTE:** In the first byte of the two-byte instruction format, the condition code and the opcode are each four bits.

**Example:** Given: The carry flag = "1" and LABEL\_X = 1FF7H:

JR C,LABEL\_X  $\rightarrow$  PC = 1FF7H

If the carry flag is set (that is, if the condition code is true), the statement "JR C,LABEL\_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.



# LD - Load

LD

dst,src

**Operation:** 

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

dst " src

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
dst   opc	src		2	4	rC	r	IM
				4	r8	r	R
src   opc	dst		2	4	r9	R	r
					r = 0 to F		
орс	dst   src		2	4	C7	r	lr
				4	D7	lr	r
орс	SIC	dst	3	6	E4	R	R
				6	E5	R	IR
орс	dst	src	3	6	E6	R	IM
				6	D6	IR	IM
орс	src	dst	3	6	F5	IR	R
			1				
орс	dst   src	Х	3	6	87	r	x [r]
			1 .	_			
opc	src   dst	Х	3	6	97	x [r]	r



# $\mathsf{LD}-\mathsf{Load}$

LD

(Continued)

**Examples:** Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H, register 02H = 02H, LOOP = 30H, and register 3AH = 0FFH:

LD	R0,#10H $\rightarrow$	R0 = 10H
LD	R0,01H $\rightarrow$	R0 = 20H, register $01H = 20H$
LD	01H,R0 $\rightarrow$	Register $01H = 01H$ , $R0 = 01H$
LD	R1,@R0 $\rightarrow$	R1 = 20H, R0 = 01H
LD	$@$ R0,R1 $\rightarrow$	R0 = 01H, $R1 = 0AH$ , register $01H = 0AH$
LD	00H,01H $\rightarrow$	Register $00H = 20H$ , register $01H = 20H$
LD	02H,@00H $\rightarrow$	Register $02H = 20H$ , register $00H = 01H$
LD	00H,#0AH $\rightarrow$	Register 00H = 0AH
LD	@00H,#10H $\rightarrow$	Register $00H = 01H$ , register $01H = 10H$
LD	@00H,02H $\rightarrow$	Register 00H = 01H, register 01H = 02, register 02H = 02H
LD	R0,#LOOP[R1]→	R0 = 0FFH, R1 = 0AH
LD	#LOOP[R0],R1→	Register 31H = 0AH, R0 = 01H, R1 = 0AH



# LDC/LDE — Load Memory

LDC/LDE dst,src

Operation: dst " src

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes 'Irr' or 'rr' values an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

#### Format:

					Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
1.	орс	dst   src			2	10	C3	r	Irr
2.	орс	src   dst			2	10	D3	Irr	r
3.	орс	dst   src	XS	]	3	12	E7	r	XS [rr]
4.	орс	src   dst	XS	]	3	12	F7	XS [rr]	r
5.	орс	dst   src	XLL	XL <sub>H</sub>	4	14	A7	r	XL [rr]
6.	орс	src   dst	XLL	XLH	4	14	B7	XL [rr]	r
7.	орс	dst   0000	DAL	DA <sub>H</sub>	4	14	A7	r	DA
8.	орс	src   0000	DAL	DA <sub>H</sub>	4	14	B7	DA	r
9.	орс	dst   0001	DAL	DA <sub>H</sub>	4	14	A7	r	DA
10.	орс	src   0001	DAL	DA <sub>H</sub>	4	14	B7	DA	r

#### NOTES:

1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0–1.

2. For formats 3 and 4, the destination address 'XS [rr]' and the source address 'XS [rr]' are each one byte.

3. For formats 5 and 6, the destination address 'XL [rr] and the source address 'XL [rr]' are each two bytes.

4. The DA and r source values for formats 7 and 8 are used to address program memory; the second set of values, used

in formats 9 and 10, are used to address data memory.



# LDC/LDE — Load Memory

LDC/LDE (Continued)

Examples: Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H, R4 = 00H, R5 = 60H; Program memory locations 0061 = AAH, 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H. External data memory locations 0061H = BBH, 0103H = 5FH, 0104H = 2AH, 0105H = 7DH, and 1104H = 98H:

LDC	R0,@RR2	;	R0 contents of program memory location 0104H
LDE	R0,@RR2	;	R0 = 1AH, R2 = 01H, R3 = 04H R0 $$ contents of external data memory location 0104H R0 = 2AH, R2 = 01H, R3 = 04H
LDC *	@RR2,R0	, , ,	11H (contents of R0) is loaded into program memory location 0104H (RR2),
LDE	@RR2,R0	;	working registers R0, R2, R3 Æ no change 11H (contents of R0) is loaded into external data memory location 0104H (RR2), working registers R0, R2, R3 Æ no change
LDC	R0,#01H[RR4]	, , ,	R0 $$ contents of program memory location 0061H (01H + RR4),
LDE	R0,#01H[RR4]	;	R0 = AAH, R2 = 00H, R3 = 60H R0 $"$ contents of external data memory location 0061H (01H + RR4), R0 = BBH, R4 = 00H, R5 = 60H
LDC (note)	#01H[RR4],R0	;	11H (contents of R0) is loaded into program memory location 0061H (01H + 0060H)
LDE	#01H[RR4],R0	;	11H (contents of R0) is loaded into external data memory location 0061H (01H + 0060H)
LDC	R0,#1000H[RR2]	;	R0 $$ contents of program memory location 1104H (1000H + 0104H), R0 = 88H, R2 = 01H, R3 = 04H
LDE	R0,#1000H[RR2]	;	R0 $$ contents of external data memory location 1104H (1000H + 0104H), R0 = 98H, R2 = 01H, R3 = 04H
LDC	R0,1104H	;	R0 $$ contents of program memory location 1104H, R0 = 88H
LDE	R0,1104H	;	R0 $$ contents of external data memory location 1104H, R0 = 98H
LDC (note)	1105H,R0	;	11H (contents of R0) is loaded into program memory location 1105H, (1105H) <sup>"</sup> 11H
LDE	1105H,R0 ;	; lo	11H (contents of R0) is loaded into external data memory cation 1105H, (1105H) <sup>"</sup> 11H

NOTE: These instructions are not supported by masked ROM type devices.



# LDCD/LDED — Load Memory and Decrement

#### LDCD/LDED dst,src

Operation: dst " src

rr <sup>"</sup> rr – 1

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes 'Irr' an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode	Addr	Mode
_					(Hex)	<u>dst</u>	<u>src</u>
	opc	dst   src	2	10	E2	r	Irr

**Examples:** Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location 1033H = 0CDH, and external data memory location 1033H = 0DDH:

LDCD	R8,@RR6	; 0CDH (contents of program memory location 1033H) is ; loaded into R8 and RR6 is decremented by one
LDED	R8,@RR6	; R8 = 0CDH, R6 = 10H, R7 = 32H (RR6 $\leftarrow$ RR6 - 1) ; 0DDH (contents of data memory location 1033H) is
		; loaded into R8 and RR6 is decremented by one ; (RR6 $\leftarrow$ RR6 - 1) R8 = 0DDH, R6 = 10H, R7 = 32H



# $\label{eq:local_local_state} \textbf{LDCI/LDEI} - \textbf{Load Memory and Increment}$

LDCI/LDEI	dst,src					
Operation:	dst " src rr " rr + 1 These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.					
	LDCI refers to program memory and LDEI refers to external data memory. The assembler makes 'Irr' even for program memory and odd for data memory.					
Flags:	No flags are affected.					
Format:						
	Bytes Cycles Opcode Addr Mode (Hex) <u>dst</u> <u>src</u>					
	opc         dst   src         2         10         E3         r         Irr					
Examples:	Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory locations 1033H = 0CDH and 1034H = 0C5H; external data memory locations 1033H = 0DDH and 1034H = 0D5H:					
	LDCI R8,@RR6 ; 0CDH (contents of program memory location 1033H) is ; loaded into R8 and RR6 is incremented by one ; (RR6 " RR6 + 1) R8 = 0CDH, R6 = 10H, R7 = 34H					
	LDEI R8,@RR6 ; 0DDH (contents of data memory location 1033H) is ; loaded into R8 and RR6 is incremented by one ; (RR6 <sup></sup> RR6 + 1) R8 = 0DDH, R6 = 10H, R7 = 34H					

# $\mathbf{NOP} - \mathbf{No} \ \mathbf{Operation}$

### NOP

**Operation:** No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	FF

**Example:** When the instruction

NOP

is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.



# $\mathbf{OR} - \mathbf{Logical} \ \mathbf{OR}$

OR dst,src

Operation: dst " dst OR src

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored.

Flags:

# C: Unaffected.

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always cleared to "0".
- D: Unaffected.
- H: Unaffected.

### Format:

			Ву	tes Cy		Opcode (Hex)	Addr M <u>dst</u>	ode <u>src</u>
орс	dst   src		:	2	4	42	r	r
					6	43	r	lr
орс	src	dst	:	3	6	44	R	R
					6	45	R	IR
орс	dst	src	:	3	6	46	R	IM

**Examples:** Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H, and register 08H = 8AH:

OR	R0,R1	$\rightarrow$	R0 = 3FH, R1 = 2AH
OR	R0,@R2	$\rightarrow$	R0 = 37H, R2 = 01H, register 01H = 37H
OR	00H,01H	$\rightarrow$	Register 00H = 3FH, register 01H = 37H
OR	01H,@00H	$\rightarrow$	Register 00H = 08H, register 01H = 0BFH
OR	00H,#02H	$\rightarrow$	Register 00H = 0AH

In the first example, if working register R0 contains the value 15H and register R1 the value 2AH, the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.



# $\mathbf{POP} - \mathbf{Pop} \ \mathbf{From} \ \mathbf{Stack}$

POP	dst							
Operation:				-	ack pointe	r are loaded	d into the dest	tination. The
Flags:	No flags af	fected.						
Format:								
					Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst			2	8	50	R
						8	51	IR
Examples:	<b>ples:</b> Given: Register 00H = 01H, register 01H = 1BH, SP (0D9H) = 0BBH, and stack register 0BBH = 55H:					egister		
	POP POP	00H @00H	$\rightarrow$ $\rightarrow$	•		H, SP = 0 H, register (		SP = 0BCH
	In the first	ovomolo don	oral register (	00Ll contain	a tha value		atatamant "D(	

In the first example, general register 00H contains the value 01H. The statement "POP 00H" loads the contents of location 0BBH (55H) into destination register 00H and then increments the stack pointer by one. Register 00H then contains the value 55H and the SP points to location 0BCH.



# **PUSH** — Push To Stack

PUSH src

Operation: SP " SP - 1

@SP <sup>"</sup> src

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

### Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	src	2	8	70	R
-				8	71	IR

**Examples:** Given: Register 40H = 4FH, register 4FH = 0AAH, SP = 0C0H:

PUSH	40H	$\rightarrow$	Register 40H = 4FH, stack register 0BFH = 4FH,
PUSH	@40H	$\rightarrow$	SP = 0BFH Register 40H = 4FH, register 4FH = 0AAH, stack register 0BFH = 0AAH, SP = 0BFH

In the first example, if the stack pointer contains the value 0C0H, and general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0C0 to 0BFH. It then loads the contents of register 40H into location 0BFH. Register 0BFH then contains the value 4FH and SP points to location 0BFH.



# RCF — Reset Carry Flag

RCF	RCF				
Operation:	C $$ 0 The carry flag is cleared to logic zero, regardless of its previous value.				
Flags:	C: Cleared to "0".				
	No other flags are affected.				
Format:					
		Bytes	Cycles	Opcode (Hex)	
	орс	1	4	CF	
E					

**Example:** Given: C = "1" or "0":

The instruction RCF clears the carry flag (C) to logic zero.



# **RET** — Return

## RET

Operation: PC " @SP

SP " SP + 2

The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

## Format:

		Bytes	Cycles	Opcode (Hex)
	орс	1	8	AF
Example:	Given: SP = 0BCH, (SP) = 101AH, and PC = 1234:			
	RET $\rightarrow$	PC = 101AH, SP =	0BEH	

The statement "RET" pops the contents of stack pointer location 0BCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location 0BDH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location 0BEH.



# RL - Rotate Left

RL


dst

Operation:

C <sup>"</sup> dst (7) dst (0) <sup>"</sup> dst (7)

dst (n + 1) " dst (n), n = 0-6

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.



### Flags:

C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

- **Z**: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

## Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst	2	4	90	R
-				4	91	IR

**Examples:** Given: Register 00H = 0AAH, register 01H = 02H and register 02H = 17H:

RL	00H	$\rightarrow$	Register 00H = 55H, C = "1"
RL	@01H	$\rightarrow$	Register $01H = 02H$ , register $02H = 2EH$ , C = "0"

In the first example, if general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry and overflow flags.



### **RLC** — Rotate Left Through Carry

RLC


Operation: dst (0) " C

C <sup>"</sup> dst (7)

dst

dst (n + 1) " dst (n), n = 0–6

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.



#### Flags:

- C: Set if the bit rotated from the most significant bit position (bit 7) was "1".
- **Z**: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

#### Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	10	R
			4	11	IR

**Examples:** Given: Register 00H = 0AAH, register 01H = 02H, and register 02H = 17H, C = "0":

RLC	00H	$\rightarrow$	Register 00H = 54H, C = "1"
RLC	@01H	$\rightarrow$	Register $01H = 02H$ , register $02H = 2EH$ , C = "0"

In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00H, leaving the value 55H (01010101B). The MSB of register 00H resets the carry flag to "1" and sets the overflow flag.



## **RR** — Rotate Right

RR


dst

Operation:

C <sup>"</sup> dst (0) dst (7) <sup>"</sup> dst (0)

dst (n) " dst (n + 1), n = 0–6

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



#### Flags:

- C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
- **Z**: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

#### Format:

		Byte	s Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	E0	R
			4	E1	IR

**Examples:** Given: Register 00H = 31H, register 01H = 02H, and register 02H = 17H:

RR	00H	$\rightarrow$	Register 00H = 98H, C = "1"
RR	@01H	$\rightarrow$	Register 01H = 02H, register 02H = 8BH, C = "1"

In the first example, if general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".



## **RRC** — Rotate Right Through Carry

RRC


Operation: dst (7) " C

C <sup>"</sup> dst (0)

dst

dst (n) " dst (n + 1), n = 0-6

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).



#### Flags:

- C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
- **Z:** Set if the result is "0" cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.
- D: Unaffected.
- H: Unaffected.

#### Format:

		Ву	tes C	ycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	:	2	4	C0	R
				4	C1	IR

**Examples:** Given: Register 00H = 55H, register 01H = 02H, register 02H = 17H, and C = "0":

RRC	00H	$\rightarrow$	Register $00H = 2AH, C = "1"$
RRC	@01H	$\rightarrow$	Register $01H = 02H$ , register $02H = 0BH$ , C = "1"

In the first example, if general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in destination register 00H. The sign flag and overflow flag are both cleared to "0".



## **SBC** — Subtract With Carry

SBC dst,src

Operation: dst " dst - src - c

The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

#### Flags:

- **C:** Set if a borrow occurred (src > dst); cleared otherwise.
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign f the result is the same as the sign of the source; cleared otherwise.
- **D:** Always set to "1".
- **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow".

#### Format:

				E	<b>Bytes</b>	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	dst   src			2	4	32	r	r
						6	33	r	lr
_									
	орс	src	dst		3	6	34	R	R
						6	35	R	IR
	орс	dst	src		3	6	36	R	IM

**Examples:** Given: R1 = 10H, R2 = 03H, C = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

SBC	R1,R2	$\rightarrow$	R1 = 0CH, R2 = 03H
SBC	R1,@R2	$\rightarrow$	R1 = 05H, R2 = 03H, register 03H = 0AH
SBC	01H,02H	$\rightarrow$	Register 01H = 1CH, register 02H = 03H
SBC	01H,@02H	$\rightarrow$	Register 01H = 15H, register 02H = 03H, register 03H = 0AH
SBC	01H,#8AH	$\rightarrow$	Register 01H = 95H; C, S, and V = "1"

In the first example, if working register R1 contains the value 10H and register R2 the value 03H, the statement "SBC R1,R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in register R1.



## SCF — Set Carry Flag

SCF				
Operation:	C <sup></sup> 1			
	The carry flag (C) is set to logic one, regardless of	of its previo	ous value.	
Flags:	<b>C:</b> Set to "1".			
	No other flags are affected.			
Format:				
		Bytes	Cycles	Opcode (Hex)
	орс	1	4	DF
Example:	The statement			
	SCF			
	sets the carry flag to logic one.			



### **SRA** — Shift Right Arithmetic

dst


SRA

Operation:

dst (7) <sup>"</sup> dst (7) C <sup>"</sup> dst (0)

dst (n) " dst (n + 1), n = 0-6

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.



#### Flags:

- C: Set if the bit shifted from the LSB position (bit zero) was "1".
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Always cleared to "0".
- **D:** Unaffected.
- H: Unaffected.

#### Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	D0	R
			4	D1	IR

Examples:	Given:	Register $00H = 9AH$ , register $02H = 03H$ , register $03H = 0BCH$ , and $C = "1"$ :	
-----------	--------	---------------------------------------------------------------------------------------	--

SRA	00H	$\rightarrow$	Register $00H = 0CD, C = "0"$
SRA	@02H	$\rightarrow$	Register 02H = 03H, register 03H = 0DEH, C = "0"

In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00H" shifts the bit values in register 00H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in destination register 00H.



## STOP-Stop Operation

#### STOP

#### **Operation:**

The STOP instruction stops both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or External interrupt input. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

#### Format:

	Ву	tes	Cycles	Opcode	Addr	Mode
				(Hex)	<u>dst</u>	<u>src</u>
орс		1	4	7F	-	_

#### **Example:** The statement

STOP

halts all microcontroller operations.



## SUB - Subtract

SUB dst,src

Operation: dst " dst - src

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- C: Set if a "borrow" occurred; cleared otherwise.
- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
- **D:** Always set to "1".
- **H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

#### Format:

			B	ytes C	ycles	Opcode (Hex)	Addr I <u>dst</u>	Node <u>src</u>
орс	dst   src			2	4	22	r	r
					6	23	r	lr
орс	src	dst		3	6	24	R	R
					6	25	R	IR
орс	dst	src		3	6	26	R	IM

Examples:

**s:** Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

SUB	R1,R2	$\rightarrow$	R1 = 0FH, R2 = 03H
SUB	R1,@R2	$\rightarrow$	R1 = 08H, R2 = 03H
SUB	01H,02H	$\rightarrow$	Register 01H = 1EH, register 02H = 03H
SUB	01H,@02H	$\rightarrow$	Register 01H = 17H, register 02H = 03H
SUB	01H,#90H	$\rightarrow$	Register 01H = 91H; C, S, and V = "1"
SUB	01H,#65H	$\rightarrow$	Register 01H = 0BCH; C and S = "1", V = "0"

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03H, the statement "SUB R1,R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in destination register R1.



## **TCM** — Test Complement Under Mask

TCM dst,src

**Operation:** (NOT dst) AND src

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

- Flags: C: Unaffected.
  - **Z:** Set if the result is "0"; cleared otherwise.
  - **S:** Set if the result bit 7 is set; cleared otherwise.
  - V: Always cleared to "0".
  - **D:** Unaffected.
  - H: Unaffected.

#### Format:

			_	Byte	s Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
	орс	dst   src		2	4	62	r	r
_			-		6	63	r	lr
	орс	src	dst	3	6	64	R	R
					6	65	R	IR
_								
	орс	dst	src	3	6	66	R	IM

**Examples:** Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TCM	R0,R1	$\rightarrow$	R0 = 0C7H, R1 = 02H, Z = "1"
TCM	R0,@R1	$\rightarrow$	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TCM	00H,01H	$\rightarrow$	Register 00H = 2BH, register 01H = 02H, Z = "1"
TCM	00H,@01H	$\rightarrow$	Register $00H = 2BH$ , register $01H = 02H$ ,
			register 02H = 23H, Z = "1"
TCM	00H,#34	$\rightarrow$	Register 00H = 2BH, Z = "0"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.



## TM — Test Under Mask

TM dst,src

Operation: dst AND src

#### Flags: C: Unaffected.

- **Z:** Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.

result. The destination and source operands are unaffected.

- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

#### Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc ds	st   src		2	4	72	r	r
				6	73	r	lr
орс	src	dst	3	6	74	R	R
				6	75	R	IR
орс	dst	src	3	6	76	R	IM

This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the

**Examples:** Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TM	R0,R1	$\rightarrow$	R0 = 0C7H, R1 = 02H, Z = "0"
TM	R0,@R1	$\rightarrow$	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TM	00H,01H	$\rightarrow$	Register $00H = 2BH$ , register $01H = 02H$ , $Z = "0"$
TM	00H,@01H	$\rightarrow$	Register $00H = 2BH$ , register $01H = 02H$ ,
			register 02H = 23H, Z = "0"
TM	00H,#54H	$\rightarrow$	Register $00H = 2BH, Z = "1"$

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (0000010B), the statement "TM R0,R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.



## XOR — Logical Exclusive OR

XOR dst,src

Operation: dst " dst XOR src

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored.

#### Flags:

- Z: Set if the result is "0"; cleared otherwise.
- S: Set if the result bit 7 is set; cleared otherwise.
- V: Always reset to "0".
- D: Unaffected.
- H: Unaffected.

C: Unaffected.

#### Format:

			Byte	es Cycl	es Opcod (Hex)		r Mode <u>src</u>
opc d	lst   src		2	4	B2	r	r
				6	B3	r	lr
орс	src	dst	3	6	B4	R	R
				6	B5	R	IR
орс	dst	src	3	6	B6	R	IM

**Examples:** Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

XOR	R0,R1	$\rightarrow$	R0 = 0C5H, R1 = 02H
XOR	R0,@R1	$\rightarrow$	R0 = 0E4H, R1 = 02H, register 02H = 23H
XOR	00H,01H	$\rightarrow$	Register 00H = 29H, register 01H = 02H
XOR	00H,@01H	$\rightarrow$	Register $00H = 08H$ , register $01H = 02H$ ,
			register 02H = 23H
XOR	00H,#54H	$\rightarrow$	Register 00H = 7FH

In the first example, if working register R0 contains the value 0C7H and if register R1 contains the value 02H, the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5H) in the destination register R0.



# CLOCK CIRCUITS

#### **OVERVIEW**

The S3C9234/P9234 microcontroller has two oscillator circuits: a main clock, and a sub clock circuit. The CPU and peripheral hardware operate on the system clock frequency supplied through these circuits. The maximum CPU clock frequency, is determined by CLKCON register settings.

#### SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- Crystal, ceramic resonator, RC oscillation source (main clock only), or an external clock
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (fxx divided by 1, 2, 8, or 16)
- Clock circuit control register, CLKCON
- Oscillator control register, OSCCON
- Clock output control register, CLOCON

#### **CPU CLOCK NOTATION**

In this document, the following notation is used for descriptions of the CPU clock:

- fx main clock
- fxt sub clock
- fxx selected system clock



#### MAIN OSCILLATOR CIRCUITS




Figure 7-1. Crystal/Ceramic Oscillator (fx)




Figure 7-2. External Oscillator (fx)




Figure 7-3. RC Oscillator (fx)

#### SUB OSCILLATOR CIRCUITS




Figure 7-4. Crystal/Ceramic Oscillator (fxt)




Figure 7-5. External Oscillator (fxt)



#### **CLOCK STATUS DURING POWER-DOWN MODES**

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In Stop mode, the main oscillator is halted. Stop mode is released, and the oscillator started, by a reset
  operation, by an external interrupt, or by an internal interrupt if sub clock is selected as the clock source (When
  the fx is selected as system clock).
- In Idle mode, the internal clock signal is gated away from the CPU, but continues to be supplied to the interrupt structure, timer A/B, and watch timer. Idle mode is released by a reset or by an external or internal interrupts.




Figure 7-6. System Clock Circuit Diagram



#### SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in address D4H. It is read/write addressable and has the following functions:

- Oscillator IRQ wake-up function enable/disable
- Oscillator frequency divide-by value

CLKCON register settings control whether or not an external interrupt can be used to trigger a Stop mode release (This is called the "IRQ wake-up" function). The IRQ "wake-up" enable bit is CLKCON.7.

After a reset, the external interrupt oscillator wake-up function is enabled, the main oscillator is activated, and the fx/16 (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to fx, fx/2, or fx/8 by setting the CLKCON, and you can change system clock from main clock to sub clock by setting the OSCCON.




Figure 7-7. System Clock Control Register (CLKCON)



#### **CLOCK OUTPUT CONTROL REGISTER (CLOCON)**

The clock output control register, CLOCON, is located in address FEH. It is read/write addressable and has the following functions;

Clock Output Frequency Selection

After a reset, fxx/64 is select for Clock Output Frequency because the reset value of CLOCON.1-.0 is "0".




Figure 7-8. Clock Output Control Register (CLOCON)




Figure 7-9. Clock Output Block Diagram



#### **OSCILLATOR CONTROL REGISTER (OSCCON)**

The oscillator control register, OSCCON, is located in address D3H. It is read/write addressable and has the following functions:

- System clock selection
- Main oscillator control
- Sub oscillator control

OSCCON.0 register settings select Main clock or Sub clock as system clock. After a reset, Main clock is selected for system clock because the reset value of OSCCON.0 is "0".

The main oscillator can be stopped or run by setting OSCCON.3.

The sub oscillator can be stopped or run by setting OSCCON.2.




Figure 7-10. Oscillator Control Register (OSCCON)



#### SWITCHING THE CPU CLOCK

Data loadings in the oscillator control register, OSCCON, determine whether a main or a sub clock is selected as the CPU clock, and also how this frequency is to be divided by setting CLKCON. This makes it possible to switch dynamically between main and sub clocks and to modify operating frequencies.

OSCCON.0 select the main clock (fx) or the sub clock (fxt) for the system clock. OSCCON .3 start or stop main clock oscillation, and OSCCON.2 start or stop sub clock oscillation. CLKCON.4–.3 control the frequency divider circuit, and divide the selected fxx clock by 1, 2, 8, or 16.

For example, you are using the default system clock (normal operating mode and a main clock of fx/16) and you want to switch from the fx clock to a sub clock and to stop the main clock. To do this, you need to set OSCCON.0 to "1", take a delay, and OSCCON.3 to "1" sequently. This switches the clock from fx to fxt and stops main clock oscillation.

The following steps must be taken to switch from a sub clock to the main clock: first, set OSCCON.3 to "0" to enable main system clock oscillation. Then, after a certain number of machine cycles has elapsed, select the main clock by setting OSCCON.0 to "0".

### PROGRAMMING TIP — Switching the CPU clock

1. This example shows how to change from the main clock to the sub clock:

MA2SUB	OR	OSCCON,#01H	;	Switches to the sub clock
	CALL	DLY16	;	Delay 16ms
	OR	OSCCON,#08H	;	Stop the main clock oscillation
	RET			

2. This example shows how to change from sub clock to main clock:

AND CALL AND RET	OSCCON,#0F7H DLY16 OSCCON,#0FEH	;	Start the main clock oscillation Delay 16 ms Switch to the main clock
LD NOP	R0,#20H		
DEC	R0		
JR	NZ,DEL		
RET			
	CALL AND RET LD NOP DEC JR	CALL DLY16 AND OSCCON,#0FEH RET LD R0,#20H NOP DEC R0 JR NZ,DEL	CALL DLY16 ; AND OSCCON,#0FEH ; RET LD R0,#20H NOP DEC R0 JR NZ,DEL




#### **STOP CONTROL REGISTER (STPCON)**

The STOP control register, STPCON, is located in address D6H. It is read/write addressable and has the following functions:

Enable/Disable STOP instruction

After a reset, the STOP instruction is disabled, because the value of STPCON is "other values". If necessary, you can use the STOP instruction by setting the value of STPCON to "10100101B".





#### PROGRAMMING TIP — How to Use Stop Instruction

This example shows how to go STOP mode when a main clock is selected as the system clock.

LD STOP	STOPCON,#1010010B		Enable STOP instruction Enter STOP mode
NOP		,	
NOP			
NOP		;	Release STOP mode
LD	STOPCON,#0000000B	;	Disable STOP instruction



# 8 RESET and POWER-DOWN

#### SYSTEM RESET

#### OVERVIEW

During a power-on reset, the voltage at  $V_{DD}$  goes to High level and the RESET pin is forced to Low level. The RESET signal is input through a schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings S3C9234/P9234 into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the RESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance. The minimum required oscillation stabilization time for a reset operation is 1 millisecond.

Whenever a reset occurs during normal operation (that is, when both  $V_{DD}$  and RESET are High level), the RESET pin is forced Low and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values (see Table 8-1).

In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-6 are set to schmitt trigger input mode and all pull-up resistors are disabled for the I/O port pin circuits.
- Peripheral control and data registers are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed.

#### NOTE

To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, before entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing '1010B' to the upper nibble of BTCON.



#### **POWER-DOWN MODES**

#### STOP MODE

Stop mode is invoked by the instruction STOP. In Stop mode, the operation of the CPU and main oscillator is halted. All peripherals which the main oscillator is selected as a clock source stop also because main oscillator stops. But the watch timer and LCD controller will not halted in stop mode if the sub clock is selected as watch timer clock source. The data stored in the internal register file are retained in stop mode. Stop mode can be released in one of three ways: by a system reset, by an internal watch timer interrupt (when sub clock is selected as clock source of watch timer), or by an external interrupt.

Example:	LD	STOPCON,#10100101B
	STOP	
	NOP	
	NOP	
	NOP	
	LD	STOPCON,#0000000B

#### NOTES

- Do not use stop mode if you are using an external clock source because X<sub>IN</sub> input must be restricted internally to V<sub>SS</sub> to reduce current leakage.
- 2. In application programs, a STOP instruction must be immediately followed by at least three NOP instructions. This ensures an adequate time interval for the clock to stabilize before the next instruction is executed. If three or more NOP instructions are not used after STOP instruction, leakage current could be flown because of the floating state in the internal bus.
- 3. To enable/disable STOP instruction, the STOPCON register should be written with 10100101B/other values before/after stop instruction.

#### Using RESET to Release Stop Mode

Stop mode is released when the RESET signal goes active (Low level): all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. When the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100H.

#### Using an External Interrupt to Release Stop Mode

External interrupts can be used to release stop mode. For the S3C9234 microcontroller, we recommend using the INT interrupt, P1 and P2.



#### Using an Internal Interrupt to Release Stop Mode

An internal interrupt, watch timer, can be used to release stop mode because the watch timer operates in stop mode if the clock source of watch timer is sub clock. If system clock is sub clock, you can't use any interrupts to release stop mode. That is, you had better use the idle instruction instead of stop one when sub clock is selected as the system clock.

Please note the following conditions for Stop mode release:

- If you release stop mode using an internal or external interrupt, the current values in system and peripheral control registers are unchanged.
- If you use an internal or external interrupt for stop mode release, you can also program the duration of the
  oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before
  entering stop mode.
- If you use an interrupt to release stop mode, the bit-pair setting for CLKCON.4/CLKCON.3 remains unchanged and the currently selected clock value is used.
- The internal or external interrupt is serviced when the stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated stop mode is executed.

#### **IDLE MODE**

Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while some peripherals remain active. During Idle mode, the internal clock signal is gated away from the CPU and from all but the following peripherals, which remain active:

- Interrupt logic
- Basic timer
- Timer 1 (Timer A and B)
- Watch timer
- LCD controller

I/O port pins retain the mode (input or output) they had at the time Idle mode was entered.

#### **Idle Mode Release**

You can release Idle mode in one of two ways:

- Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the *slowest clock (1/16)* because of the hardware reset value for the CLKCON register. If all external interrupts are masked in the IMR register, a reset is the only way you can release Idle mode.
- Activate any enabled interrupt internal or external. When you use an interrupt to release Idle mode, the 2-bit CLKCON.4/CLKCON.3 value remains unchanged, and the *currently selected clock* value is used. The interrupt is then serviced. When the return-from-interrupt condition (IRET) occurs, the instruction immediately following the one which initiated Idle mode is executed.



#### HARDWARE RESET VALUES

Table 8-1 list the values for CPU and system registers, peripheral control registers, and peripheral data registers following a RESET operation in normal operating mode. The following notation is used in these table to represent specific RESET values:

- A "1" or a "0" shows the RESET bit value as logic one or logic zero, respectively.
- An 'x' means that the bit value is undefined following RESET.
- A dash ('-') means that the bit is either not used or not mapped.

Register Name	Mnemonic	Add	ress	Bit Values after RESET								
		Dec	Hex	7	6	5	4	3	2	1	0	
SIO Control Register	SIOCON	208	D0H	0	0	0	0	0	0	0	0	
SIO Data Register	SIODATA	209	D1H	0	0	0	0	0	0	0	0	
SIO Prescaler Register	SIOPS	210	D2H	0	0	0	0	0	0	0	0	
Oscillator Control Register	OSCCON	211	D3H	1	-	1	1	0	0	-	0	
System Clock Control Register	CLKCON	212	D4H	0	0	0	0	0	0	0	0	
System Flags Register	FLAGS	213	D5H	х	х	х	х	-	-	-	_	
Stop Control Register	STPCON	214	D6H	0	0	0	0	0	0	0	0	
LCD Control Register	LCON	215	D7H	0	0	0	0	0	0	-	0	
Interrupt Pending Register	INTPND	216	D8H	0	0	0	0	_	0	0	0	
Stack Pointer	SP	217	D9H	х	х	х	х	х	х	х	х	
Watch Timer Control Register	WTCON	218	DAH	0	0	0	0	0	0	0	0	
L	ocations DBH	is not	mappeo	d.								
Basic Timer Control Register	BTCON	220	DCH	0	0	0	0	0	0	0	0	
Basic Timer Counter	BTCNT	221	DDH	х	х	х	х	х	х	х	x	
L	ocations DEH	is not	mappeo	d.								
System Mode Register	SYM	223	DFH	х	х	х	х	0	0	0	0	
Port 0 Data Register	P0	224	E0H	0	0	0	0	0	0	0	0	
Port 1 Data Register	P1	225	E1H	0	0	0	0	0	0	0	0	
Port 2 Data Register	P2	226	E2H	0	0	0	0	0	0	0	0	
Port 3 Data Register	P3	227	E3H	0	0	0	0	0	0	0	0	
Port 4 Data Register	P4	228	E4H	0	0	0	0	0	0	0	0	
Port 5 Data Register	P5	229	E5H	0	0	0	0	0	0	0	0	
Port 6 Data Register	P6	230	E6H	0	0	0	0	0	0	0	0	

#### Table 8-1. Register Values after RESET



Register Name	Mnemonic	Address			Bit Values after RESET							
		Dec	Hex	7	6	5	4	3	2	1	0	
Timer A Counter	TACNT	231	E7H	0	0	0	0	0	0	0	0	
Timer B Counter	TBCNT	232	E8H	0	0	0	0	0	0	0	0	
Timer A Data Register	TADATA	233	E9H	1	1	1	1	1	1	1	1	
Timer B Data Register	TBDATA	234	EAH	1	1	1	1	1	1	1	1	
Timer 1/A Control Register	TACON	235	EBH	0	0	0	0	0	0	0	0	
Timer B Control Register	TBCON	236	ECH	_	0	0	0	0	0	0	0	
Port 0 Control Register	P0CON	237	EDH	0	0	0	0	0	0	0	0	
Port 1 Control Register(High Byte)	P1CONH	238	EEH	0	0	0	0	0	0	0	0	
Port 1 Control Register(Low Byte)	P1CONL	239	EFH	0	0	0	0	0	0	0	0	
Port 1 Pull-up Resistor Enable Register	P1PUR	240	F0H	0	0	0	0	0	0	0	0	
Port 1 Interrupt Control Register	P1INT	241	F1H	Ι	_	0	0	0	0	0	0	
Port 2 Control Register(High Byte)	P2CONH	242	F2H	0	0	0	0	0	0	0	0	
Port 2 Control Register(Low Byte)	P2CONL	243	F3H	0	0	0	0	0	0	0	0	
Port 2 Pull-up Resistor Enable Register	P2PUR	244	F4H	0	0	0	0	0	0	0	0	
Port 2 Interrupt Control Register	P2INT	245	F5H	0	0	0	0	0	0	0	0	
Port 3 Control Register(High Byte)	P3CONH	246	F6H	0	0	0	0	0	0	0	0	
Port 3 Control Register(Low Byte)	P3CONL	247	F7H	0	0	0	0	0	0	0	0	
Port 3 Pull-up Resistor Enable Register	P3PUR	248	F8H	0	0	0	0	0	0	0	0	
Port 4 Control Register(High Byte)	P4CONH	249	F9H	0	0	0	0	0	0	0	0	
Port 4 Control Register(Low Byte)	P4CONL	250	FAH	0	0	0	0	0	0	0	0	
Port 5 Control Register(High Byte)	P5CONH	251	FBH	0	0	0	0	0	0	0	0	
Port 5 Control Register(Low Byte)	P5CONL	252	FCH	0	0	0	0	0	0	0	0	
Port 6 Control Register	P6CON	253	FDH	0	0	0	0	0	0	0	0	
Clock Output Control Register	CLOCON	254	FEH	_	_	_	_	_	_	0	0	
Location FFH is not mapped.												

Table 8-1. Register Values after RESET (Continued)



NOTES



## 9 I/O PORTS

#### **OVERVIEW**

The S3C9234/P9234 microcontroller has seven bit-programmable I/O ports, P0-P6. Port 0 is 4-bit, port 1-port 6 are 8bit ports. This gives a total of 52 I/O pins. Each port can be flexibly configured to meet application design requirements.

The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required. All ports of the S3C9234/P9234 can be configured to input or output mode. P0 and P3-P6 are shared with LCD signals.

Table 9-1 gives you a general overview of S3C9234/P9234 I/O port functions.

Port	Configuration Options					
0	1-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. P0.0-P0.3 can alternately used as outputs for LCD common signals.					
1	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P1.0-P1.2 can be used as input for external interrupts INT and P1.3-P1.7 can be used as T1CLK, TAOUT, TBOUT, CLKOUT, BUZ.					
2	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P2.4-P2.7 can be used as input for external interrupts INT and P2.0-P2.2 can be used as SCK, SO, and SI.					
3	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups. Alternatively P3 can be used as outputs for LCD segment signals.					
4	1-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. Alternatively P4 can be used as outputs for LCD segment signals.					
5	1-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. Alternatively P5 can be used as outputs for LCD segment signals.					
6	2-bit programmable I/O port. Input or push-pull output and software assignable pull-ups. Alternatively P6 can be used as outputs for LCD segment signals.					

#### Table 9-1. S3C9234/P9234 Port Configuration Overview





#### PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all seven S3C9234/P9234 I/O port data registers. Data registers for ports 0, 1, 2, 3, 4, 5, and 6 have the general format shown in Figure 9-1.

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 data register	P0	224	E0H	R/W
Port 1 data register	P1	225	E1H	R/W
Port 2 data register	P2	226	E2H	R/W
Port 3 data register	P3	227	E3H	R/W
Port 4 data register	P4	228	E4H	R/W
Port 5 data register	P5	229	E5H	R/W
Port 6 data register	P6	230	E6H	R/W

Table 9-2. Port Data Register Summary







#### PORT 0

Port 0 is an 4-bit I/O port with individually configurable pins. Port 0 pins are accessed directly by writing or reading the port 0 data register, P0 at location E0H in page 0. P0.0-P0.3 can serve as inputs (with or without pull-up), as push-pull output. You can be configured the following alternative functions.

- Low-nibble pins (P0.0-P0.3): COM0-COM3

#### Port 0 Control register (P0CON)

Port 0 has a 8-bit control register: P0CON for P0.0-P0.3. A reset clears the P0CON register to "00H", configuring pins to input mode. You use control register setting to select input (with or without pull-up) or push-pull output mode and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 0 control register must also be enabled in the associated peripheral module.




Figure 9-2. Port 0 Control Register (P0CON)



#### PORT 1

Port 1 is an 8-bit I/O port with individually configurable pins. Port 1 pins are accessed directly by writing or reading the port 1 data register, P1 at location E1H in page 0. P1.0-P1.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P1.0-P1.3): INT, T1CLK
- High-nibble pins (P1.4-P1.7): TAOUT, TBOUT, CLKOUT, BUZ

#### Port 1 Control Register (P1CONH, P1CONL)

Port 1 has two 8-bit control register: P1CONH for P1.4-P1.7 and P1CONL for P1.0-P1.3. A reset clears the P1CONH and P1CONL register to "00H", configuring P1.0-P1.2 pins to input mode with interrupt and P1.3-P1.7 input mode. You use control register setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 1 control register must also be enabled in the associated peripheral module.

#### Port 1 Pull-up Resistor Control Register (P1PUR)

Using the port 1 pull-up resistor control register, P1PUR (F0H, page 0), you can configure pull-up resistors to individual port 1 pins.

#### Port 1 Interrupt Control Registers (P1INT, INTPND.2-.0)

To process external interrupts at the port 1 pins, two additional control registers are provided: the port 1 interrupt control register P1INT (F1H, page 0), the port 1 interrupt pending bits INTPND.2-.0 (D8H, page 0).

The port 1 interrupt pending register bits lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the INTPND.2-.0 register at regular intervals.

When the interrupt enable bit of any port 1 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding INTPND bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding INTPND bit.






Figure 9-3. Port 1 High-Byte Control Register (P1CONH)




Figure 9-4. Port 1 Low-Byte Control Register (P1CONL)






Figure 9-5. Port 1 Pull-up Control Register (P1PUR)




Figure 9-6. Port 1 Interrupt Control Register (P1INT)






Figure 9-7. Port 1 Interrupt Pending Bits (INTPND.2-.0)



#### PORT 2

Port 2 is an 8-bit I/O port with individually configurable pins. Port 2 pins are accessed directly by writing or reading the port 2 data register, P2 at location E2H in page 0. P2.0-P2.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P2.0-P2.3): SCK, SO, SI
- High-nibble pins (P2.4-P2.7): INT

#### Port 2 Control Register (P2CONH, P2CONL)

Port 2 has two 8-bit control register: P2CONH for P2.4-P2.7 and P2CONL for P2.0-P2.3. A reset clears the P2CONH/P2CONL register to "00H", configuring P2.4-P2.7 pins to input mode with interrupt and P2.0-P2.3 input mode. You use control register setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 2 control register must also be enabled in the associated peripheral module.

#### Port 2 Pull-up Resistor Control Register (P2PUR)

Using the port 2 pull-up resistor control register, P2PUR (F4H, page 0), you can configure pull-up resistors to individual port 2 pins.

#### Port 2 Interrupt Control Registers (P2INT, INTPND.4-.7)

To process external interrupts at the port 2 pins, two additional control registers are provided: the port 2 interrupt control register P2INT (F5H, page 0), the port 2 interrupt pending bits INTPND.4-.7 (D8H, page 0).

The port 2 interrupt pending register bits lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the INTPND.4-.7 register at regular intervals.

When the interrupt enable bit of any port 2 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding INTPND bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding INTPND bit.






Figure 9-8. Port 2 High-byte Control Register (P2CONH)




Figure 9-9. Port 2 Low-byte Control Register (P2CONL)






Figure 9-10. Port 2 Pull-up Control Register (P2PUR)






Figure 9-11. Port 2 Interrupt Control Register (P2INT)




Figure 9-12. Port 2 Interrupt Pending Bits (INTPND.7-.4)



Port 3 is an 8-bit I/O port with individually configurable pins. Port 3 pins are accessed directly by writing or reading the port 3 data register, P3 at location E3H in page 0. P3.0-P3.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P3.0-P3.3): SEG31-SEG28
- High-nibble pins (P3.4-P3.7): SEG27-SEG24

## Port 3 Control Register (P3CONH, P3CONL)

Port 3 has two 8-bit control register: P3CONH for P3.4-P3.7 and P3CONL for P3.0-P3.1. A reset clears the P3CON register to "00H", configuring all pins to input mode. You use control register setting to select input or output mode (push-pull or open-drain).

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 3 control register must also be enabled in the associated peripheral module.

#### Port 3 Pull-up Resistor Control Register (P3PUR)

Using the port 3 pull-up resistor control register, P3PUR (F8H, page 0), you can configure pull-up resistors to individually port 3 pins.




Figure 9-13. Port 3 High Byte Control Register (P3CONH)






Figure 9-14. Port 3 Low Byte Control Register (P3CONL)




Figure 9-15. Port 3 Pull-up Control Register (P3PUR)




Port 4 is an 8-bit I/O port with individually configurable pins. Port 4 pins are accessed directly by writing or reading the port 4 data register, P4 at location E4H in page 0. P4.0-P4.7 can serve as inputs (with or without pull-up), as push-pull outputs:

- Low-nibble pins (P4.0-P4.3): SEG23-SEG20
- High-nibble pins (P4.4-P4.7): SEG19-SEG16

# Port 4 Control Registers (P4CONH, P4CONL)

Port 4 has two 8-bit control registers: P4CONH for P4.4-P4.7 and P4CONL for P4.0-P4.3. A reset clears the P4CONH and P4CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode.



# Figure 9-16. Port 4 High-Byte Control Register (P4CONH)




Figure 9-17. Port 4 Low-Byte Control Register (P4CONL)




Port 5 is an 8-bit I/O port with individually configurable pins. Port 5 pins are accessed directly by writing or reading the port 5 data register, P5 at location E5H in page 0. P5.0-P5.7 can serve as inputs (with or without pull-up), as push-pull outputs.

- Low-nibble pins (P5.0-P5.3): SEG15-SEG12
- High-nibble pins (P5.4-P5.7): SEG11-SEG8

## Port 5 Control Registers (P5CONH, P5CONL)

Port 5 has two 8-bit control registers: P5CONH for P5.4-P5.7 and P5CONL for P5.0-P5.3. A reset clears the P5CONH and P5CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode.








Figure 9-19. Port 5 Low-Byte Control Register (P5CONL)



Port 6 is an 8-bit I/O port with bit-pair configurable pins. Port 6 pins are accessed directly by writing or reading the port 6 data register, P6 at location E6H in page 0. P6.0-P6.7 can serve as inputs or as push-pull outputs:

- Low-nibble pins (P6.0-P6.3): SEG7-SEG4
- High-nibble pins (P6.4-P6.7): SEG3-SEG0

# Port 6 Control Register (P6CON)

Port 6 has a 8-bit control register: P6CON for P6.0-P6.7. A reset clears the P6CON registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode.




Figure 9-20. Port 6 Control Register (P6CON)



# 10 BASIC TIMER

# **OVERVIEW**

Basic timer (BT) can be used in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction.
- To signal the end of the required oscillation stabilization interval after a reset or a stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (fxx divided by 4096, 1024, 128, or 16) with multiplexer
- 8-bit basic timer counter, BTCNT (DDH, read-only)
- Basic timer control register, BTCON (DCH, read/write)



#### **BASIC TIMER CONTROL REGISTER (BTCON)**

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in page 0, address DCH, and is read/write addressable using Register addressing mode.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of fx/4096. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (page 0, DDH), can be cleared at any time during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for the basic timer input clock and timer counters, you write a "1" to BTCON.0.




Figure 10-1. Basic Timer Control Register (BTCON)



#### **BASIC TIMER FUNCTION DESCRIPTION**

#### Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

A reset whenever a basic timer counter overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

#### **Oscillation Stabilization Interval Timer Function**


You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when stop mode has been released by an external interrupt.

In stop mode, whenever a reset or an internal and an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of fxx/4096 (for reset), or at the rate of the preset clock source (for an internal and an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when stop mode is released:

- 1. During stop mode, a power-on reset or an internal and an external interrupt occurs to trigger the stop mode release and oscillation starts.
- 2. If a power-on reset occurred, the basic timer counter will increase at the rate of fxx/4096. If an internal and an external interrupt is used to release stop mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows.
- 4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.





SAM SUN 6 Electronics

# **11** TIMER 1

# ONE 16-BIT TIMER MODE (TIMER 1)

The 16-bit timer 1 is used in one 16-bit timer or two 8-bit timers mode. If TACON.7 is set to "1", timer 1 is used as a 16-bit timer. If TACON.7 is set to "0", timer 1 is used as two 8-bit timers.

- One 16-bit timer mode (Timer 1)
- Two 8-bit timers mode (Timer A and B)

#### OVERVIEW

The 16-bit timer 1 is an 16-bit general-purpose timer. Timer 1 has the interval timer mode by using the appropriate TACON setting.

Timer 1 has the following functional components:

- Clock frequency divider (fxx divided by 512, 256, 64, 8, or 1, fxt, and T1CLK: External clock) with multiplexer
- 16-bit counter (TACNT, TBCNT), 16-bit comparator, and 16-bit reference data register (TADATA, TBDATA)
- Timer 1 match interrupt generation
- Timer 1 control register, TACON (page 0, EBH, read/write)

#### **FUNCTION DESCRIPTION**

#### **Interval Timer Function**

The timer 1 module can generate an interrupt: the timer 1 match interrupt (T1INT).

The T1INT pending condition should be cleared by software when it has been serviced. Even though T1INT is disabled, the application's service routine can detect a pending condition of T1INT by the software and execute it's sub-routine. When this case is used, the T1INT pending bit must be cleared by the application sub-routine by writing a "0" to the TACON.0 pending bit.

In interval timer mode, a match signal is generated when the counter value is identical to the values written to the timer 1 reference data registers, TADATA and TBDATA. The match signal generates a timer 1 match interrupt and clears the counter.

If, for example, you write the value 32H and 10H to TADATA and TBDATA, respectively, and 8EH to TACON, the counter will increment until it reaches 3210H. At this point, the timer 1 interrupt request is generated, the counter value is reset, and counting resumes.



## Timer 1 Control Register (TACON)

You use the timer 1 control register, TACON, to

- Enable the timer 1 operating (interval timer)
- Select the timer 1 input clock frequency
- Clear the timer 1 counter, TACNT and TBCNT
- Enable the timer 1 interrupt

TACON is located in page 0, at address EBH, and is read/write addressable using register addressing mode.

A reset clears TACON to "00H". This sets timer 1 to disable interval timer mode, selects an input clock frequency of fxx/512, and disables timer 1 interrupt. You can clear the timer 1 counter at any time during normal operation by writing a "1" to TACON.3.

To enable the timer 1 interrupt, you must write TACON.7, TACON.2, and TACON.1 to "1".

To generate the exact time interval, you should write TACON.3 and TACON.0 to "10B", which cleared counter and interrupt pending bit. To detect an interrupt pending condition when T1INT is disabled, the application program polls pending bit, TACON.0. When a "1" is detected, a timer 1 interrupt is pending. When the T1INT sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 1 interrupt pending bit, TACON.0.





Figure 11-1. Timer 1 Control Register (TACON)





TBDATA

Data Bus

Figure 11-2. Timer 1 Block Diagram (One 16-bit Mode)

When one 16-bit timer mode (TACON.7 <- "1": Timer 1)



NOTE:

11-3

# TWO 8-BIT TIMERS MODE (TIMER A and B)

# OVERVIEW

The 8-bit timer A and B are the 8-bit general-purpose timers. Timer A and B have the interval timer mode by using the appropriate TACON and TBCON setting, respectively.

Timer A and B have the following functional components:

- Clock frequency divider with multiplexer
  - fxx divided by 512, 256, 64, 8 or 1, fxt, and T1CLK (External clock) for timer A
  - fxx divided by 512, 256, 64 or 8 and fxt for timer B
- 8-bit counter (TACNT, TBCNT), 8-bit comparator, and 8-bit reference data register (TADATA, TBDATA)
- Timer A have I/O pin for match output (TAOUT)
- Timer A match interrupt generation
- Timer A control register, TACON (page 0, EBH, read/write)
- Timer B have I/O pin for match output (TBOUT)
- Timer B match interrupt generation
- Timer B control register, TBCON (page 0, ECH, read/write)

# Timer A and B Control Register (TACON, TBCON)

You use the timer A and B control register, TACON and TBCON, to

- Enable the timer A (interval timer mode) and B operating (interval timer mode)
- Select the timer A and B input clock frequency
- Clear the timer A and B counter, TACNT and TBCNT
- Enable the timer A and B interrupt



TACON and TBCON are located in page 0, at address EBH and ECH, and is read/write addressable using register addressing mode.

A reset clears TACON to "00H". This sets timer A to disable interval timer mode, selects an input clock frequency of fxx/512, and disables timer A interrupt. You can clear the timer A counter at any time during normal operation by writing a "1" to TACON.3.

A reset clears TBCON to "00H". This sets timer B to disable interval timer mode, selects an input clock frequency of fxx/512, and disables timer A interrupt. You can clear the timer B counter at any time during normal operation by writing a "1" to TBCON.3.

To enable the timer A interrupt (TAINT) and timer B interrupt (TBINT), you must write TACON.7 to "0", TACON.2 (TBCON.2) and TACON.1 (TBCON.1) to "1". To generate the exact time interval, you should write TACON.3 (TBCON.3) and TACON.0 (TBCON.0), which cleared counter and interrupt pending bit. To detect an interrupt pending condition when TAINT and TBINT is disabled, the application program polls pending bit, TACON.0 and TBCON.0. When a "1" is detected, a timer A interrupt (TAINT) and timer B interrupt (TBINT) is pending. When the TAINT and TBINT sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the timer A and B interrupt pending bit, TACON.0.




Figure 11-3. Timer A Control Register (TACON)






Figure 11-4. Timer B Control Register (TBCON)



#### FUNCTION DESCRIPTION

#### Interval Timer Function (Timer A and Timer B)

The timer A and B module can generate an interrupt: the timer A match interrupt (TAINT) and the timer B match interrupt (TBINT).

The timer A match interrupt pending condition (TACON.0) and the timer B match interrupt pending condition (TBCON.0) must be cleared by software in the application's interrupt service by means of writing a "0" to the TACON.0 and TBCON.0 interrupt pending bit.

Even though TAINT and TBINT are disabled, the application's service routine can detect a pending condition of TAINT and TBINT by the software and execute it's sub-routine. When this case is used, the TAINT and TBINT pending bit must be cleared by the application sub-routine by writing a "0" to the corresponding pending bit TACON.0 and TBCON.0.

In interval timer mode, a match signal is generated when the counter value is identical to the values written to the timer A or timer B reference data registers, TADATA or TBDATA. The match signal generates corresponding match interrupt and clears the counter.

If, for example, you write the value 20H to TADATA and 0EH to TACON, the counter will increment until it reaches 20H. At this point, the timer A interrupt request is generated, the counter value is cleared, and counting resumes and you write the value 10H to TBDATA, "0" to TACON.7, and 0EH to TBCON, the counter will increment until it reaches 10H. At this point, TB interrupt request is generated, the counter value is cleared and counting resumes.








Figure 11-5. Timer A Block Diagram(Two 8-bit Timers Mode)






Figure 11-6. Timer B Block Diagram (Two 8-bit Timers Mode)



NOTES



# **12** WATCH TIMER

# OVERVIEW

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. To start watch timer operation, set bit 1 of the watch timer control register, WTCON.1 to "1".

And if you want to service watch timer overflow interrupt, then set the WTCON.6 to "1".

The watch timer overflow interrupt pending condition (WTCON.0) must be cleared by software in the application's interrupt service routine by means of writing a "0" to the WTCON.0 interrupt pending bit.

After the watch timer starts and elapses a time, the watch timer interrupt pending bit (WTCON.0) is automatically set to "1", and interrupt requests commence in 3.91ms, 0.25, 0.5 and 1-second intervals by setting Watch timer speed selection bits (WTCON.3 – .2).

The watch timer can generate a steady 0.5 kHz, 1 kHz, 2 kHz, or 4 kHz signal to BUZ output pin for Buzzer. By setting WTCON.3 and WTCON.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 3.91 ms. High-speed mode is useful for timing events for program debugging sequences.

Also, you can select watch timer clock source by setting the WTCON.7 appropriately value.

The watch timer supplies the clock frequency for the LCD controller ( $f_{LCD}$ ). Therefore, if the watch timer is disabled, the LCD controller does not operate.

Watch timer has the following functional components:

- Real Time and Watch-Time Measurement
- Using a Main or Sub Clock Source (Main clock divided by 2<sup>7</sup>(fx/128) or Sub clock(fxt))
- Clock Source Generation for LCD Controller (f<sub>LCD</sub>)
- I/O pin for Buzzer Output Frequency Generator (P1.7, BUZ)
- Timing Tests in High-Speed Mode
- Watch timer overflow interrupt generation
- Watch timer control register, WTCON (page 0, DAH, read/write)



# WATCH TIMER CONTROL REGISTER (WTCON)

The watch timer control register, WTCON is used to select the input clock source, the watch timer interrupt time and Buzzer signal, to enable or disable the watch timer function. It is located in page 0 at address DAH, and is read/write addressable using register addressing mode.

A reset clears WTCON to "00H". This disable the watch timer and select fx/128 as the watch timer clock. So, if you want to use the watch timer, you must write appropriate value to WTCON.




Figure 12-1. Watch Timer Control Register (WTCON)



# WATCH TIMER CIRCUIT DIAGRAM




Figure 12-2. Watch Timer Circuit Diagram



NOTES



# 13 LCD CONTROLLER/DRIVER

# OVERVIEW

The S3C9234/P9234 microcontroller can directly drive an up-to-128-dot (32 segments x 4 commons) LCD panel. Its LCD block has the following components:

- LCD controller/driver
- Display RAM (B0H-BFH of page 0) for storing display data
- 32 segment output pins (SEG0–SEG31)
- 4 common output pins (COM0–COM3)
- Three LCD operating power supply pins (V<sub>LC0</sub>-V<sub>LC2</sub>)
- Bias pin for controlling the driver and bias voltage
- LCD bias by Internal/External register

Bit setting in the LCD control register, LCON, determine the LCD frame, duty and bias.

The LCD control register, LCON, is used to turn the LCD display on or off, to select LCD clock frequency, to select bias and duty, and switch the current to the dividing resistor for the LCD display. Data written to the LCD display RAM can be transferred to the segment signal pins automatically without program control.

When a sub clock is selected as the LCD clock source, the LCD display is enabled even during main clock stop and idle modes.




Figure 13-1. LCD Function Diagram



## LCD CONTROLLER/DRIVER

## LCD CIRCUIT DIAGRAM




Figure 13-2. LCD Circuit Diagram



#### LCD RAM ADDRESS AREA

RAM addresses of page 0 are used as LCD data memory. When the bit value of a display segment is "1", the LCD display is turned on; when the bit value is "0", the display is turned off.

Display RAM data are sent out through segment pins SEG0–SEG31 using a direct memory access (DMA) method that is synchronized with the  $f_{LCD}$  signal. RAM addresses in this location that are not used for LCD display can be allocated to general-purpose use.




Figure 13-3. LCD Display Data RAM Organization

LCDCK Frequency (f <sub>LCD</sub> )	Static	1/2 Duty	1/3 Duty	1/4 Duty
64 Hz	64	32	21	16
128 Hz	128	64	43	32
256Hz	256	128	85	64
512 Hz	512	256	171	128

Table 13-1. LCD Clock Signal Frame Frequency



## LCD CONTROL REGISTER (LCON)

A LCON is located in page 0, at address D7H, and is read/write addressable using register addressing mode. It has the following control functions.

- LCD duty and bias selection
- LCD clock selection
- LCD display control
- Internal/External LCD dividing resistors selection

The LCON register is used to turn the LCD display on/off, to select duty and bias, to select LCD clock and control the flow of the current to the dividing in the LCD circuit. Following a RESET, all LCON values are cleared to "0". This turns off the LCD display, select 1/4 duty and 1/3 bias, select 64Hz for LCD clock, and Enable internal LCD dividing resistors.

The LCD clock signal determines the frequency of COM signal scanning of each segment output. This is also referred as the LCD frame frequency. Since the LCD clock is generated by watch timer clock (fw). The watch timer should be enabled when the LCD display is turned on.




Figure 13-4. LCD Control Register (LCON)



### LCD VOLTAGE DIVIDING RESISTOR




Figure 13-5. Internal Voltage Dividing Resistor Connection



#### **COMMON (COM) SIGNALS**

The common signal output pin selection (COM pin selection) varies according to the selected duty cycle.

- In 1/4 duty mode, COM0-COM3 pins are selected
- In 1/3 duty mode, COM0-COM2 pins are selected
- In 1/2 duty mode, COM0-COM1 pins are selected

## **SEGMENT (SEG) SIGNALS**

The 31 LCD segment signal pins are connected to corresponding display RAM locations at page 0. Bits of the display RAM are synchronized with the common signal output pins.

When the bit value of a display RAM location is "1", a select signal is sent to the corresponding segment pin. When the display bit is "0", a 'no-select' signal to the corresponding segment pin.




Figure 13-6. Select/No-Select Signals in Static Display Mode






Figure 13-7. Select/No-Select Signal in 1/2 Duty, 1/2 Bias Display Mode




Figure 13-8. Select/No-Select Signal in 1/3 Duty, 1/3 Bias Display Mode






Figure 13-9. LCD Signal and Wave Forms Example in 1/2 Duty, 1/2 Bias Display Mode






Figure 13-10. LCD Signals and Wave Forms Example in 1/3 Duty, 1/3 Bias Display Mode






Figure 13-11. LCD Signals and Wave Forms Example in 1/4 Duty, 1/3 Bias Display Mode



# 14 SERIAL I/O INTERFACE

# **OVERVIEW**

Serial I/O modules, SIO can interface with various types of external device that require serial data transfer. The components of SIO function block are:

- 8-bit control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODATA)
- 8-bit prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- Serial clock input/output pin (SCK)

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

## PROGRAMMING PROCEDURE

To program the SIO module, follow these basic steps:

- 1. Configure the I/O pins at port (SCK/SI/SO) by loading the appropriate value to the P2CON register if necessary.
- 2. Load an 8-bit value to the SIOCON control register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
- 3. For interrupt generation, set the serial I/O interrupt enable bit (SIOCON) to "1".
- 4. When you transmit data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1, the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, the SIO pending bit (SIOCON.0) are set to "1" and SIO interrupt request is generated.



### SIO CONTROL REGISTERS (SIOCON)

The control register for serial I/O interface module, SIOCON, is located at D0H in page 0. It has the control setting for SIO module.

- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB first or LSB first)

A reset clears the SIOCON value to "00H". This configures the corresponding module with an internal clock source at the SCK, selects receive-only operating mode, and clears the 3-bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.




Figure 14-1. Serial I/O Module Control Register (SIOCON)



#### SIO PRE-SCALER REGISTER (SIOPS)

The prescaler register for serial I/O interface module, SIOPS, are located at D2H in page 0. The value stored in the SIO pre-scaler register, SIOPS, lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock (fxx/4)/(Prescaler value + 1), or SCK input clock.




Figure 14-2. SIO Prescaler Register (SIOPS)

# SIO BLOCK DIAGRAM




Figure 14-3. SIO Functional Block Diagram



#### SERIAL I/O TIMING DIAGRAM (SIO)




Figure 14-4. Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0)




Figure 14-5. Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)



# 15 ELECTRICAL DATA

#### **OVERVIEW**

In this chapter, S3C9234/P9234 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by an external interrupt
- Stop mode release timing when initiated by a Reset
- I/O capacitance
- A.C. electrical characteristics
- Input timing for external interrupts
- Input timing for RESET
- Serial data transfer timing
- Oscillation characteristics
- Oscillation stabilization time
- Operating voltage range



Table 15-1. Absolute	Maximum	Ratings
----------------------	---------	---------

(T <sub>A</sub> =	25°C)
-------------------	-------

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V <sub>DD</sub>	-	– 0.3 to + 6.5	V
Input voltage	VI	Ports 0–6	– 0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>O</sub>	-	-0.3 to V <sub>DD</sub> + 0.3	V
Output current High	I <sub>OH</sub>	One I/O pin active	– 15	mA
		All I/O pins active	- 60	
Output current Low	I <sub>OL</sub>	One I/O pin active	+ 30	mA
		Total pin current for ports	+ 100	
Operating temperature	Τ <sub>Α</sub>	-	– 25 to + 85	°C
Storage temperature	T <sub>STG</sub>	-	– 65 to + 150	°C

#### Table 15-2. D.C. Electrical Characteristics

(T<sub>A</sub> =  $-25^{\circ}C$  to  $+85^{\circ}C$ , V<sub>DD</sub> = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Operating Voltage	V <sub>DD</sub>	fx = 0 - 4.2MHz, $fxt = 32.8kHz$	2.0	-	5.5	V
		fx = 0 - 8.0MHz	2.7	l	5.5	
Input High	V <sub>IH1</sub>	All input pins except for $V_{IH2}$ , $V_{IH3}$	0.7 V <sub>DD</sub>	-	V <sub>DD</sub>	V
voltage	V <sub>IH2</sub>	Ports 1-2, RESET	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH3</sub>	$X_{IN}, X_{OUT}$ and $XT_{IN}, XT_{OUT}$	V <sub>DD</sub> -0.1		V <sub>DD</sub>	
Input Low voltage	V <sub>IL1</sub>	All input pins except for $V_{IL2}$ , $V_{IL3}$	-	_	0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>	Ports 1-2, RESET			0.2 V <sub>DD</sub>	
	V <sub>IL3</sub>	X <sub>IN</sub> , X <sub>OUT</sub> , XT <sub>IN</sub> , XT <sub>OUT</sub>			0.1	
Output High voltage	V <sub>OH</sub>	$V_{DD} = 4.5$ to 5.5 V; All output ports; $I_{OH} = -1$ mA	V <sub>DD</sub> -1.0	_	_	V
Output Low voltage	V <sub>OL1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V I <sub>OL</sub> = 15mA Ports 1-2	-	_	2.0	V
	V <sub>OL2</sub>	$V_{DD}$ = 4.5 to 5.5 V I <sub>OL</sub> = 10mA All output ports except for V <sub>OL1</sub>	-	_	2.0	V
Input High leakage current	I <sub>LIH1</sub>	$V_{I} = V_{DD}$ All input pins except for I <sub>LIH2</sub>	-	_	3	μΑ
	I <sub>LIH2</sub>	V <sub>I</sub> = V <sub>DD</sub> X <sub>IN</sub> , X <sub>OUT</sub> , XT <sub>IN</sub> , XT <sub>OUT</sub>	]		20	



#### Table 15-2. D.C. Electrical Characteristics (Continued)

$(T_A = -25^{\circ}C$	to + 85°C, $V_{DD}$ =	2.0 V to 5.5 V)
-----------------------	-----------------------	-----------------

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Low leakage current	I <sub>LIL1</sub>	V <sub>I</sub> = 0 V; All input pins except RESET, I <sub>LIL2</sub>	-	_	-3	μΑ
	I <sub>LIL2</sub>	V <sub>I</sub> = 0 V; X <sub>IN</sub> , X <sub>OUT</sub> , XT <sub>IN</sub> , XT <sub>OUT</sub>			-20	
Output High leakage current	ILOH	$V_O = V_{DD}$ All output pins	-	Ι	3	
Output Low leakage current	ILOL	V <sub>O</sub> = 0 V All output pins	_	_	-3	
Pull-Up Resistor	R <sub>L1</sub>	$V_I = 0 V; V_{DD} = 5V, T_A = 25^{\circ}C$ Ports 0–6	25	50	100	kΩ
		$V_{DD} = 3V, T_A = 25^{\circ}C$	50	100	150	
	R <sub>L2</sub>	$V_I = 0 V; V_{DD} = 5V, T_A = 25^{\circ}C$ RESET	150	250	400	
		$V_{DD} = 3V, T_A = 25^{\circ}C$	300	500	700	
Oscillator Feed back Resistors	R <sub>OSC1</sub>	V <sub>DD</sub> = 5 V, T <sub>A</sub> = 25 °C X <sub>IN</sub> = V <sub>DD</sub> , X <sub>OUT</sub> = 0V	300	600	1500	kΩ
	R <sub>OSC2</sub>	$V_{DD} = 5 V, T_A = 25 °C$ $XT_{IN} = V_{DD}, XT_{OUT} = 0 V$	1500	3000	4500	
LCD Voltage Dividing Resistor	R <sub>LCD</sub>	T <sub>A</sub> = 25 °C	100	150	200	kΩ
V <sub>LCD</sub> -COMi   Voltage Drop (i = 0-3)	V <sub>DC</sub>	- 15 μA per common pin	_	_	120	mV
$ V_{LCD}-SEGx $ Voltage Drop (x = 0-31)	V <sub>DS</sub>	- 15 μA per common pin	_	_	120	
Middle Output Voltage <sup>(1)</sup>	V <sub>LC0</sub>	$V_{DD} = 2.7$ V to 5.5 V, 1/3 bias LCD clock = 0Hz, $V_{LC1} = V_{DD}$	0.6V <sub>DD</sub> -0.2	0.6V <sub>DD</sub>	0.6V <sub>DD</sub> + 0.2	V
	V <sub>LC1</sub>		0.4V <sub>DD</sub> -0.2	0.4V <sub>DD</sub>	0.4V <sub>DD</sub> + 0.2	
	V <sub>LC2</sub>		0.2V <sub>DD</sub> -0.2	0.2V <sub>DD</sub>	0.2V <sub>DD</sub> + 0.2	

NOTE: It is middle output voltage when the Bias pin and the  $\rm V_{\rm LC0}$  pin are opened.



Table 15-2. D.C.	Electrical	Characteristics	(Concluded)	
		•	(	

$(T_A = -25^{\circ}C$	to + 85°C, $V_{DD}$ =	$2.0 \ V \ to$	5.5 V)
-----------------------	-----------------------	----------------	--------

Parameter	Symbol	Conditio	ons	Min	Тур	Max	Unit
Supply current <sup>(1)</sup>	I <sub>DD1</sub> <sup>(2)</sup>	Run mode: V <sub>DD</sub> = 5 V $\pm$ 10%	8.0 MHz	-	6.0	12.0	mA
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz	]	2.6	5.2	
		$V_{DD} = 3 V \pm 10\%$	8.0 MHz		2.5	5.0	
			4.0 MHz		1.2	2.4	
	I <sub>DD2</sub> <sup>(2)</sup>	Idle mode: V <sub>DD</sub> = 5 V $\pm$ 10%	8.0 MHz		1.3	3.0	
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz		0.9	1.8	
		$V_{DD} = 3 V \pm 10\%$	8.0 MHz		0.8	1.6	
			4.0 MHz		0.4	0.8	
	$I_{DD3}^{(3)}$ Run mode: $V_{DD} = 3 V \pm 10\%$ , 32 kHz crystal oscillator				15.0	30.0	μA
I <sub>DD4</sub> (		Idle mode: $V_{DD} = 3 V \pm 10\%$ , 32 kHz crystal oscillator			6.0	15.0	
	I <sub>DD5</sub> <sup>(4)</sup>	Stop mode; $V_{DD} = 5 V \pm T_A = 25 °C$	- 10%,		0.5	3.0	
		Stop mode; $V_{DD} = 3 V \pm T_A = 25 \degree C$	- 10%,	1	0.3	2.0	

#### NOTES:

1. Supply current does not include current drawn through internal pull-up resistors, LCD voltage dividing resistors, and external output current loads.

- 2.  $I_{DD1}$  and  $I_{DD2}^{\phantom{DD2}}$  include power consumption for subsystem clock oscillation.
- 3.  $I_{DD3}$  and  $I_{DD4}$  are current when main system clock oscillation stops and the subsystem clock is used.
- 4. I<sub>DD5</sub> is current when main system clock and subsystem clock oscillation stops.
- 5. Every values in this table is measured when bits 4-3 of the system clock control register (CLKCON.4-.3) is set to 11B.



#### Table 15-3. Data Retention Supply Voltage in Stop Mode

 $(T_A = -25 \degree C \text{ to } + 85 \degree C)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V <sub>DDDR</sub>	-	2.0	-	5.5	V
Data retention supply current	IDDDR	Stop mode, T <sub>A</sub> = 25 °C V <sub>DDDR</sub> = 2.0 V	_	_	1	μA




Figure 15-1. Stop Mode Release Timing When Initiated by an External Interrupt






Figure 15-2. Stop Mode Release Timing When Initiated by a RESET

Table	15-4.	Input/	Output	Capacitance
-------	-------	--------	--------	-------------

 $(\mathsf{T}_\mathsf{A} = 25 ~^\circ\mathsf{C}, \, \mathsf{V}_\mathsf{DD} = 0 \,\,\mathsf{V})$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz; unmeasured pins are connected to V <sub>SS</sub>	-	-	10	pF
Output capacitance	C <sub>OUT</sub>					
I/O capacitance	C <sub>Ю</sub>					



#### Table 15-5. A.C. Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SCK cycle time	t <sub>KCY</sub>	CY External SCK source		-	-	ns
		Internal SCK source	1,000			
SCK high, low width	t <sub>KH</sub> , t <sub>KL</sub>	External SCK source	500			
		Internal SCK source	t <sub>KCY</sub> /2-50			
SI setup time to SCK high	t <sub>SIK</sub>	External SCK source	250			
		Internal SCK source	250			
SI hold time to SCK high	t <sub>KSI</sub>	External SCK source	400			
		Internal SCK source	400			
Output delay for SCK to SO	t <sub>KSO</sub>	External SCK source	-	-	300	ns
		Internal SCK source			250	
Interrupt input, High, Low width	t <sub>INTH,</sub> t <sub>INTL</sub>	All interrupt V <sub>DD</sub> = 3 V	500	700	_	ns
RESET input Low width	t <sub>RSL</sub>	Input V <sub>DD</sub> = 3 V	10	-	-	μs




Figure 15-3. Input Timing for External Interrupts






Figure 15-4. Input Timing for RESET




Figure 15-5. Serial Data Transfer Timing



Table 15-6. Mair	Oscillation	Characteristics
		enal actor lotted

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C)$ 

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Мах	Units
Crystal		Main oscillation frequency	2.7 V – 5.5 V	0.4	_	8	MHz
			2.0 V – 5.5 V	0.4	_	4.2	
Ceramic Oscillator		Main oscillation frequency	2.7 V – 5.5 V	0.4	_	8	
			2.0 V – 5.5 V	0.4	_	4.2	
External Clock		X <sub>IN</sub> input frequency	2.7 V – 5.5 V	0.4	_	8	
			2.0 V – 5.5 V	0.4	_	4.2	
RC Oscillator		Frequency	5.0 V	0.4	-	2	MHz
		Frequency	3.0 V	0.4	_	1	

#### Table 15-7. Sub Oscillation Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C)$ 

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Мах	Units
Crystal		Sub oscillation frequency	2.0 V – 5.5 V	32	32.768	35	kHz
External clock		XT <sub>IN</sub> input frequency	2.0 V – 5.5 V	32	_	100	



#### Table 15-8. Main Oscillation Stabilization Time

 $(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$ 

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	fx > 1 MHz	-	-	30	ms
Ceramic	Oscillation stabilization occurs when VDD is equal to the minimum oscillator voltage range.	_	_	10	ms
External clock	$X_{IN}$ input high and low width ( $t_{XH}$ , $t_{XL}$ )	62.5	-	1250	ns




Figure 15-6. Clock Timing Measurement at X<sub>IN</sub>



#### Table 15-9. Sub Oscillation Stabilization Time

$(T_A = -25 \degree C \text{ to } + 85 \degree C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$	(T <sub>A</sub>	= -25	°C to	) + 85	°C, V <sub>DD</sub>	) = 2.0 V	to	5.5 V)	
----------------------------------------------------------------------------------------------	-----------------	-------	-------	--------	---------------------	-----------	----	--------	--

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	_	-	_	10	S
External clock	$\text{XT}_{\text{IN}}$ input high and low width $(t_{\text{XH}},t_{\text{XL}})$	5	-	15	μs




Figure 15-7. Clock Timing Measurement at  $\text{XT}_{\text{IN}}$ 




Figure 15-8. Operating Voltage Range



## 16 MECHANICAL DATA

#### OVERVIEW

The S3C9234/P9234 microcontroller is currently available in a 64-QFP-1420F package.




Figure 16-1. 64-Pin QFP Package Dimensions (64-QFP-1420F)



NOTES



## 17 S3Р9234 ОТР

#### **OVERVIEW**

The S3P9234 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the S3C9234 microcontroller. It has an on-chip OTP ROM instead of masked ROM. The EPROM is accessed by serial data format.

The S3P9234 is fully compatible with the S3C9234, both in function and in pin configuration. Because of its simple programming requirements, the S3P9234 is ideal for use as an evaluation chip for the S3C9234.






Figure 17-1. S3P9234 Pin Assignments (64-QFP-1420F)



Main Chip	During Programming				
Pin Name	Pin Name	Pin No.	I/O	Function	
VLC1	SDAT	7	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.	
VLC2	SCLK	8	I/O	Serial clock pin. Input only pin.	
TEST	V <sub>PP</sub> (TEST)	13	I	Power supply pin for EPROM cell writing (indicates that OTP enters into the writing mode). When 12.5 V is applied, OTP is in writing mode and when 5 V is applied, OTP is in reading mode. (Option)	
RESET	RESET	16	I	Chip initialization	
V <sub>DD</sub> /V <sub>SS</sub>	V <sub>DD</sub> /V <sub>SS</sub>	9 / 10	I	Logic power supply pin. V <sub>DD</sub> should be tied to + 5 V during programming.	

Table 17-1. Descriptions of Pins Used to Read/Write the EPROM

**NOTE:** Parentheses indicate pin number for 64-pin-QFP-1420F package.

#### Table 17-2. Comparison of S3P9234 and S3C9234 Features

Characteristic S3P9234		S3C9234
Program Memory	4 Kbyte EPROM	4 Kbyte mask ROM
Operating Voltage (V <sub>DD</sub> )	2.0 V to 5.5 V	2.0 V to 5.5 V
OTP Programming Mode	V <sub>DD</sub> = 5 V, V <sub>PP</sub> (TEST)=12.5V	
Pin Configuration	64-QFP	64-QFP
EPROM Programmability	User Program 1 time	Programmed at the factory

#### **OPERATING MODE CHARACTERISTICS**

When 12.5 V is supplied to the V<sub>PP</sub>(TEST) pin of the S3P72C8, the EPROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 17-3 below.

Table 17-3. Operating Mode Selection Criteria

V <sub>DD</sub>	V <sub>PP</sub> (TEST)	REG/MEM	Address (A15-A0)	R/W	Mode
5 V	5 V	0	0000H	1	EPROM read
	12.5 V	0	0000H	0	EPROM program
	12.5 V	0	0000H	1	EPROM verify
	12.5 V	1	0E3FH	0	EPROM read protection

NOTE: "0" means Low level; "1" means High level.



$(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD})$	= 2.0 V to 5.5 V)
----------------------------------------------------------	-------------------

Parameter	Symbol	Conditi	ons	Min	Тур	Max	Unit
Supply current <sup>(1)</sup>	I <sub>DD1</sub>	Run mode: V <sub>DD</sub> = 5 V ± 10%	8.0 MHz	-	6.0	12.0	mA
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz		2.6	5.2	
		$V_{DD} = 3 V \pm 10\%$	8.0 MHz		2.5	5.0	
			4.0 MHz		1.2	2.4	
	I <sub>DD2</sub>	Idle mode: V <sub>DD</sub> = 5 V $\pm$ 10%	8.0 MHz		1.3	3.0	
		Crystal oscillator C1 = C2 = 22pF	4.0 MHz		0.9	1.8	
		$V_{DD} = 3 V \pm 10\%$	8.0 MHz		0.8	1.6	
			4.0 MHz		0.4	0.8	
	I <sub>DD3</sub>	Run mode: $V_{DD} = 3 V \pm 10\%$ , 32 kHz crystal oscillator Idle mode: $V_{DD} = 3 V \pm 10\%$ , 32 kHz crystal oscillator			15.0	30.0	μA
	I <sub>DD4</sub>				6.0	15.0	
	I <sub>DD5</sub>	Stop mode; $V_{DD} = 5 V \pm 10\%$ , T <sub>A</sub> = 25 °C			0.5	3.0	
		Stop mode; $V_{DD} = 3 V$ : T <sub>A</sub> = 25 °C	± 10%,		0.3	2.0	

#### NOTES:

1. Supply current does not include current drawn through internal pull-up resistors, LCD voltage dividing resistors, and external output current loads.

- 2.  $I_{DD1}$  and  $I_{DD2}^{\phantom{DD2}}$  include power consumption for subsystem clock oscillation.
- 3.  $I_{DD3}$  and  $I_{DD4}$  are current when main system clock oscillation stops and the subsystem clock is used.
- 4. I<sub>DD5</sub> is current when main system clock and subsystem clock oscillation stops.
- 5. Every values in this table is measured when bits 4-3 of the system clock control register (CLKCON.4-.3) is set to 11B.






Figure 17-2. Standard Operating Voltage Range



NOTES



## **18** DEVELOPMENT TOOLS

#### OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turn key form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, for S3C7, S3C8, S3C9 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

#### SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

#### SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

#### SASM86

The SASM86 is an relocatable assembler for Samsung's S3C9-series microcontrollers. The SASM86 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM86 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

#### HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area up to the maximum ROM size of the target device automatically.

#### TARGET BOARDS

Target boards are available for all S3C9-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.






Figure 18-1. SMDS Product Configuration (SMDS2+)



#### **TB9234 TARGET BOARD**

The TB9234 target board is used for the S3C9234 microcontroller. It is supported by the SMDS2+ development system.




Figure 18-2. TB9234 Target Board Configuration






Table 18-1. Power Selection Settings for TB9234


 $\textbf{NOTE:} \quad \text{The following symbol in the "To User}_{\text{CC}} \text{"Setting column indicates the electrical short (off) configuration:}$ 

 $\bullet \bullet$ 



#### SMDS2+ Selection (SAM8)

In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.



#### Table 18-2. The SMDS2+ Tool Selection Setting

#### Table 18-3. Using Single Header Pins as the Input Path for External Trigger Sources

Target Board Part	Comments		
External Triggers O Ch1 O Ch2	Connector from External Trigger Sources of the Application System		
	You can connect an external trigger source to one of the two external trigger channels (CH1 or CH2) for the SMDS2+ breakpoint and trace functions.		

#### **IDLE LED**

The Green LED is ON when the evaluation chip (S3E9230) is in idle mode.

#### STOP LED

The Red LED is ON when the evaluation chip (S3E9230) is in stop mode.






Figure 18-3. Connectors (J101, J102) for TB9234




Figure 18-4. S3C9234 Probe Adapter for 64-QFP Package



## S3C9 SERIES MASK ROM ORDER FORM

Product description:			
	(	down the DOM code of	umb o v)
Device Number: S3C9_ Product Order Form:		e down the ROM code nu et     Wafer	Package Type:
			Fackage Type.
Package Marking (Che	ck One):		
Standard		ustom A	Custom B
		10 chars)	(Max 10 chars each line)
		@ YWW	
	YWW Dev	vice Name	@ YWW
Device Name			
@: Assembly site co	de, Y : Last number of ass	embly year, WW : We	eek of assembly
Delivery Dates and Qua	antities:		
Deliverable	Required Delivery Date	Quantity	Comments
ROM code	_	Not applicable	See ROM Selection Form
Customer sample			
Risk order			See Risk Order Sheet
New product Replacement of If you are replacing an ex (	oroduct will you be using thi of an existing product kisting product, please indicate	Upgrade of an ex Other the former product name )	) )
	reasons you decided to us	e a Samsung microcor	ntroller in your product?
Please check all t			
Price Product qua		ality F	eatures and functions
Development system		upport	elivery on time
Used same mi	com before Quality of d	ocumentation S	amsung reputation
Mask Charge (US\$ / Wo	on):		
Customer Information:			
Company Name:		Telephone number	
Signatures:			
(Per	son placing the order)		(Technical Manager)

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

### S3C9 SERIES REQUEST FOR PRODUCTION AT CUSTOMER RISK

Customer Information:			
Company Name:			
Department:			
Telephone Number:		Fax:	
Date:			
Risk Order Information:			
Device Number:	S3C9	(write down the ROM code number)	
Package:	Number of Pins:	Package Type:	
Intended Application:			
Product Model Number:			

#### **Customer Risk Order Agreement:**

We hereby request SEC to produce the above named product in the quantity stated below. We believe our risk order product to be in full compliance with all SEC production specifications and, to this extent, agree to assume responsibility for any and all production risks involved.

#### Order Quantity and Delivery Schedule:

Risk Order Quantity: PCS

Delivery Schedule:

Delivery Date (s)	Quantity	Comments

Signatures:

(Person Placing the Risk Order)

(SEC Sales Representative)

### S3C9234 MASK OPTION SELECTION FORM

Device Number:	S3C92	34(	write dow	n the RC	OM code	number)	
Attachment (Check one):		Diskette				PROM	
Customer Checksum:							
Company Name:							
Signature (Engineer):							
Please answer the following ques	stions:						
Generation (Product Mode	el ID: _			)			
		Audio				Video 🗌 Telecom	
Game		LCD Databank				Caller ID	LCD
Office Automation		Industrials				Home Appliance	
		Remocon		Other			
Please describe in detail its appl	ication						

\_\_\_\_

## S3P9 SERIES OTP FACTORY WRITING ORDER FORM (1/2)

Product Descripti	on:					
Device Number:	S3P9	(write down the ROM co	de number)			
Product Order Forr	m:	Package Pell	et [	Wafer		
If the product order	form is package:	Package Type:		_		
Package Marking	(Check One):					
Standard		Custom A (Max 10 chars)	[	Custom B (Max 10 chars each line)		
SEC Device N	@ YWW Jame	@ YW Device Name	/w	@ YWW		
@ : Assembly s	ite code, Y : Last	number of assembly year,	WW : Week of	fassembly		
Delivery Dates an	d Quantity:					
ROM Code I	Release Date	Required Delivery Date of	Device	Quantity		
What is the New pro	following questions: <b>purpose of this orc</b> duct development ment of an existing i	der?	de of an existing	product		
If you are replacing	an existing microco	ontroller, please indicate the for	mer microcontro	ller name		
(		)				
What are the main reasons you decided to use a Samsung microcontroller in your product?						
_	k all that apply.					
		Product quality		es and functions		
	ment system me micom before	Technical support     Quality of documentation		y on time ng reputation		
Customer Informa	ation:	<b>-</b> · ·				
Company Name:		Telephone nu	mber			
Signatures:	(Person placing th	e order)	(Tech	nnical Manager)		

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

### S3P9234 OTP FACTORY WRITING ORDER FORM (2/2)

Device Number:	S3P9234(write	down the ROM code num	ber)
Customer Checksums:			
Company Name:			
Signature (Engineer):			
Read Protection <sup>(1)</sup> :	Yes	No	
Please answer the following que	stions:		
Are you going to continue     Yes   If so, how much will you	No No	pcs	
C Application (Product Mode	el ID:	)	
Audio	Video	Telecom	1
LCD Databank	Caller ID	LCD	Game
Industrials	Home Appliance	Office	e Automation
Remocon	Other		

Please describe in detail its application

#### NOTES

- 1. Once you choose a read protection, you cannot read again the programming code from the EPROM.
- 2. OTP Writing will be executed in our manufacturing site.
- 3. The writing program is completely verified by a customer. Samsung does not take on any responsibility for errors occurred from the writing program.

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)