
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Control Input Levels
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

description/ordering information



SN74CBTD1G384

SINGLE FET BUS SWITCH WITH LEVEL SHIFTING

The SN74CBTD1G384 features a single high-speed line switch. The switch is disabled when the output-enable (\overline{OE}) input is high. A diode to V_{CC} is integrated on the chip to allow for level shifting from 5-V signals at the device inputs to 3.3-V signals at the device outputs.

ORDERING INFORMATION

TA	PACKAGE	≘†	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡		
	SOT (SOT-23) – DBV	Reel of 3000	SN74CBTD1G384DBVR	P8D		
–40°C to 85°C	301 (301-23) - DBV	Reel of 250	SN74CBTD1G384DBVT	FOD_		
-40 C 10 85 C	SOT (SC-70) – DCK	Reel of 3000	SN74CBTD1G384DCKR	P8		
		Reel of 250	SN74CBTD1G384DCKT	10_		


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

[‡]The actual top-side marking has one additional character that designates the assembly/test site.

FUNCTION TABLE

INPUT OE	FUNCTION		
L	A port = B port		
Н	Disconnect		

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SN74CBTD1G384 SINGLE FET BUS SWITCH WITH LEVEL SHIFTING

SCDS066J - JULY 1998 - REVISED JANUARY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	. –0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DBV package	206°C/W
DCK package	252°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
ТĄ	Operating free-air temperature	-40	85	°C

In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDIT	IONS	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = 4.5 V,	l _l = –18 mA				-1.2	V
VOH		See Figure 2						
Ц		V _{CC} = 5.5 V,	$V_I = 5.5 V \text{ or GND}$				±1	μΑ
ICC		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			1.5	mA
∆ICC§	Control input	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			2.5	mA
Ci	Control input	V _I = 3 V or 0				2		pF
C _{io(OFI}	F)	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$			3.5		pF
			$V_{I} = 0$	lı = 64 mA		5	7	
r _{on} ¶		V _{CC} = 4.5 V	v] = 0	lı = 30 mA		5	7	Ω
			V _I = 2.4 V,	lj = 15 mA		35	50	mA mA pF pF

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

\$ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V $_{
m CC}$ or GND.

¶ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




SN74CBTD1G384 SINGLE FET BUS SWITCH WITH LEVEL SHIFTING

SCDS066J - JULY 1998 - REVISED JANUARY 2003

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t _{pd} †	A or B	B or A		0.25	ns
t _{en}	OE	A or B	2	5.9	ns
^t dis	OE	A or B	1	4.7	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.


- D. The output is measured with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms









IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated