

# **TUSB2136** Universal Serial Bus Keyboard Hub Controller

# Data Manual

April 2003

**MSDS Bus Solutions** 

SLLS442C

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

# Contents

Section		Title					
1	Introd	uction		1–1			
	1.1	Features		1–1			
	1.2	Function	al Block Diagram	1–2			
	1.3	Terminal	Assignments	1–3			
	1.4	Ordering	Information	1–3			
	1.5	Terminal	Functions	1–4			
2	Funct	ional Des	cription	2–1			
	2.1	MCU Me	mory Map	2–1			
	2.2	Miscellar	neous Registers	2–1			
		2.2.1	TUSB2136 Boot Operation	2–1			
		2.2.2	MCNFG: MCU Configuration Register	2–2			
		2.2.3	PUR_n: GPIO Pullup Register for Port n (n = 0 to 3)	2–2			
		2.2.4	INTCFG: Interrupt Configuration	2–3			
		2.2.5	WDCSR: Watchdog Timer, Control, and Status Register .	2–3			
		2.2.6	PCON: Power Control Register (at SFR 87h)	2–4			
	2.3		· I/O RAM Map				
	2.4	Endpoint	Descriptor Block (EDB-1 to EDB-3)	2–5			
		2.4.1	OEPCNF_n: Output Endpoint Configuration	2–7			
		2.4.2	OEPBBAX_n: Output Endpoint X-Buffer Base-Address	2–7			
		2.4.3	OEPBCTX_n: Output Endpoint X Byte Count	2–8			
		2.4.4	OEPBBAY_n: Output Endpoint Y-Buffer Base-Address	2–8			
		2.4.5	OEPBCTY_n: Output Endpoint Y Byte Count	2–8			
		2.4.6	OEPSIZXY_n: Output Endpoint X/Y Byte Count				
		2.4.7	IEPCNF_n: Input Endpoint Configuration	2–9			
		2.4.8	IEPBBAX_n: Input Endpoint X-Buffer Base-Address	2–9			
		2.4.9	IEPBCTX_n: Input Endpoint X-Byte Base-Address				
		2.4.10	IEPBBAY_n: Input Endpoint Y-Buffer Base-Address	2–10			
		2.4.11	IEPBCTY_n: Input Endpoint Y Byte Count				
		2.4.12	IEPSIZXY_n: Input Endpoint X/Y-Buffer Size	2–11			
	2.5	Endpoint	-0 Descriptor Registers				
		2.5.1	IEPCNFG_0: Input Endpoint-0 Configuration Register	2–11			
		2.5.2	IEPBCNT_0: Input Endpoint-0 Byte Count Register	2–12			
		2.5.3	OEPCNFG_0: Output Endpoint-0 Configuration	~			
		. <b>.</b> .	Register				
		2.5.4	OEPBCNT_0: Output Endpoint-0 Byte Count Register				
	2.6		gisters				
		2.6.1	FUNADR: Function Address Register	2–13			

		2.6.2	USBSTA: USB Status Register	2–14
		2.6.3	USBMSK: USB Interrupt Mask Register	2–15
		2.6.4	USBCTL: USB Control Register	2–16
		2.6.5	HUBCNFG: HUB-Configuration Register	2–17
		2.6.6	HUBPOTG: HUB Power-On to Power-Good	
			Descriptor Register	2–17
		2.6.7	HUBCURT: HUB Current Descriptor Register	
		2.6.8	HUBPIDL: HUB-PID Register (Low-Byte)	
		2.6.9	HUBPIDH: HUB-PID Register (High-Byte)	
		2.6.10	HUBVIDL: HUB-VID Register (Low-Byte)	
		2.6.11	HUBVIDH: HUB-VID Register (High-Byte)	
		2.6.12	VIDSTA: VID/PID Status Register	
	2.7	Function	Reset and Power-Up Reset Interconnect	2–19
	2.8	Pullup R	esistor Connect/Disconnect	2–19
	2.9	8052 Inte	errupt and Status Registers	2–20
		2.9.1	8052 Standard Interrupt Enable Register	2–21
		2.9.2	Additional Interrupt Sources	2–21
		2.9.3	VECINT: Vector Interrupt Register	
		2.9.4	Logical Interrupt Connection Diagram (INT0)	2–23
		2.9.5	P2[7:0] Interrupt (INT1)	2–23
	2.10	I <sup>2</sup> C Regi	sters	2–24
		2.10.1	I2CSTA: I <sup>2</sup> C Status and Control Register	2–24
		2.10.2	I2CADR: I <sup>2</sup> C Address Register	2–25
		2.10.3	I2CDAI: I <sup>2</sup> C Data-Input Register	2–25
		2.10.4	I2CDAO: I <sup>2</sup> C Data-Output Register	
	2.11	Read/Wr	ite Operations	2–25
		2.11.1	Read Operation (Serial EEPROM)	2–25
		2.11.2	Current Address Read Operation	2–26
		2.11.3	Sequential Read Operation	2–26
		2.11.4	Write Operation (Serial EEPROM)	2–27
		2.11.5	Page Write Operation	
3	Electri	ical Spec	ifications	
	3.1		Maximum Ratings Over Operating Free-Air ature Range	3–1
	3.2		cial Operating Condition	3–1
	3.3	Electrica	I Characteristics, $T_A = 25^{\circ}C$ , $V_{CC} = 3.3 V \pm 0.3 V$ ,	3–1
4	Annlic		· · · · · · · · · · · · · · · · · · ·	<u>4–1</u>
-	4.1		d Section	<b>4</b> –1
	4.2	•	ming	4–3
5			ta	4-3 5-1
9				0-1

# List of Illustrations

Figu	ure Title	Page
1–1	TUSB2136 Block Diagram	. 1–2
2–1	MCU Memory Map (TUSB2136B)	. 2–1
2–2	Reset Diagram	. 2–19
2–3	Pullup Resistor Connect/Disconnect Circuit	. 2–20
2–4	Internal Vector Interrupt (INT0)	. 2–23
2–5	P2[7:0] Input Port Interrupt Generation	. 2–23
4–1	Keyboard LED Connection	. 4–1
4–2	Keyboard Matrix Scan Connection	. 4–2
4–3	Partial Connection Bus Power Mode	. 4–2
4–4	Upstream Connection (a) Non-Switching Power Mode (b) Switching	
	Power Mode	. 4–2
4–5	Downstream Connection – Only One Port Shown	. 4–3
4–6	Reset Timing	. 4–3

# List of Tables

Tabl	e Title	Page
2–1	XDATA Space	2–4
2–2	Memory Mapped Registers Summary (XDATA Range = FF80 $\rightarrow$ FFFF)	2–5
2–3	EDB and Buffer Allocations in XDATA	2–6
2–4	EDB Entries in RAM (n = 1 to 3)	2–7
2–5	Input/Output EDB-0 Registers	2–11
2–6	External Pins Mapping to S[3:0] in VIDSTA Register	2–19
2–7	8052 Interrupt Location Map	2–20
2–8	Vector Interrupt Values	2–22
4–1	GPIO Assignment for Matrix Scan and LED Drive	4–1

# **1** Introduction

The TUSB2136 is an integrated universal serial bus (USB) 1.1 hub with a keyboard I/O controller. This makes it an ideal solution for a compound USB keyboard with built-in hub device. The TUSB2136 has  $8k \times 8$  RAM space for application development. A ROM-based version of the TUSB2136 has  $8k \times 8$  ROM space for predeveloped customer-specific production applications. In addition, the TUSB2136 is programmable and can be used for various other general USB controller applications. Unique vendor identification and product identification (VID/PID) can be selected without the use of an external EEPROM. Using a 12-MHz crystal, the onboard oscillator generates the internal system clocks. No additional programming is required for any part of the hub functions. The device can be programmed via an inter-IC (I<sup>2</sup>C) serial interface at power on from an EEPROM, or optionally, the application firmware can be downloaded from a host PC via USB. The 8052-based microprocessor allows several third-party standard tools to be used for application development. In addition, the application code available in the general market can also be used (this may or may not require some code modification due to hardware variations).

# 1.1 Features

- Multiproduct support with one code and one chip (up to 16 products with one chip)
- Fully compliant with the USB release 1.1 specification
- Supports 1.5 and 12 Mbits/s USB data rates
- Supports USB suspend/resume and remote wake-up operation
- Integrated two-port hub with individual power management per port
- Integrated 8052 microcontroller with:
  - 256  $\times$  8 RAM for internal data
  - $8K \times 8$  RAM code space available for downloadable firmware from host or I<sup>2</sup>C port. [1]
  - 512 × 8 shared RAM used for data buffers and endpoint descriptor blocks (EDB) [2]
  - Four 8052 GPIO ports, ports 0,1, 2 and 3
  - Master I<sup>2</sup>C controller for external slave device access
  - Watchdog timer
- Operates from a 12-MHz crystal
- On-chip PLL generates 48 MHz
- Supports a total of 3 input and 3 output (interrupt, bulk) endpoints
- Power-down mode
- 64-pin TQFP package

# 1.2 Functional Block Diagram





Figure 1–1. TUSB2136 Block Diagram

# **1.3 Terminal Assignments**



# 1.4 Ordering Information

	PACKAGE
TA	PLASTIC QUAD FLATPACK (PM)
0°C to 70°C	TUSB2136PM

# **1.5 Terminal Functions**

TERMINAL								
NAME NO.		. 1/0	DESCRIPTION					
DM0	19	I/O	Differential data-minus USB port 0: upstream					
DM1	6	I/O	Differential data-minus port-1: downstream					
DM2	63	I/O	Differential data-minus port-2: downstream					
DP0	18	I/O	Differential data-plus USB port 0: upstream					
DP1	7	I/O	Differential data-plus port-1: downstream					
DP2	64	I/O	Differential data-plus port-2: downstream					
GND	5, 20, 24, 42, 59	—	Power supply ground					
OVCR1	4	Ι	Port-1: Overcorrect indicator; Schmitt-trigger input, 100-µA active pullup					
OVCR2	1	I	Port-2: Overcorrect indicator; Schmitt-trigger input, 100-µA active pullup					
P0.[0:7]	43, 44, 45, 46, 47, 48, 49, 50	I/O	General-purpose I/O port 0 bits 0–7, Schmitt-trigger input, 100-μA active pullup, open drain output <sup>†</sup>					
P1.[0:7]	31, 32, 33, 34, 35, 36, 40, 41	I/O	General-purpose I/O port 1 bits 0–7, Schmitt-trigger input, 100-µA active pullup, open drain output <sup>†</sup>					
P2.[0:7]	22, 23, 25, 26, 27, 28, 29, 30	I/O	General-purpose I/O port 2 bits 0–7, Schmitt-trigger input, 100-μA active pullup, open drain output <sup>†</sup>					
P3.0/S0/RXD	58	I/O	P3.0: General-purpose I/O port 3 bit 0, Schmitt-trigger input, 100-µA active pullup, open drain output <sup>†</sup>					
			S0: See Section 2.6.12					
			RXD: Can be used as a UART interface					
P3.1/S1/TXD	57	I/O	P3.1: General-purpose I/O port 3 bit 1, Schmitt-trigger input, 100-μA active pullup, open drain output <sup>†</sup>					
		I/O	S1: See Section 2.6.12					
		I/O	TXD: Can be used as a UART interface					
P3.2	56	I/O	General-purpose I/O port 3 bit 2, Schmitt-trigger input, 100-μA active pullup, open drain output <sup>†</sup> ; INT0 only used internally (see Section 2.9.4)					
P3.3	55	I/O	General-purpose I/O port 3 bit 3, Schmitt-trigger input, 100-μA active pullup, open drain output <sup>†</sup> ; may support INT1 input, depending on configuration (see Figure 2–5)					
P3.[4:7]	54, 53, 52, 51	I/O	General-purpose I/O port 3 bit 4, Schmitt-trigger input, 100- $\mu$ A active pullup, open drain output <sup>†</sup>					
PUR	17	0	Pullup resistor connection pin (3-state); push-pull CMOS output (±8 mA)					
PWRO1	3	0	Port-1: power on/off control signal; push-pull CMOS output (±8mA)					
PWRO2	2	0	Port-2: power on/off control signal; push-pull CMOS output (±8mA)					
RST	13	Ι	Controller master reset signal, Schmitt-trigger input, 100-µA active pullup					
S2	8	I	General-purpose input; can be used for VID/PID selection under firmware control. This input has no internal pullup, so it must be driven/pulled either low or high and connot be left unconnected.					
S3	9	I	General-purpose input. This input has no internal pullup, so it must be driven/pulled either low or high and connot be left unconnected.					
SCL	12	0	Serial clock I <sup>2</sup> C; push-pull output					
SDA	11	I/O	Serial data I <sup>2</sup> C; open drain output <sup>†</sup>					
SELF/BUS	21	I	USB power MODE select: self-powered (HIGH), bus-powered (LOW)					
SUSP	16	0	Suspend status signal: suspended (HIGH); unsuspended (LOW)					
TEST0 <sup>‡</sup>	14	Ι	Test input0, Schmitt-trigger input, 100-μA active pullup					
TEST1 <sup>‡</sup>	15	I	Test input1, Schmitt-trigger input, 100-μA active pullup					

 <sup>†</sup> All open-drain output pins can sink up to 8 mA.
 <sup>‡</sup> The functions controlled by TEST0 and TEST1 are shown in the following table. Because these two pins have internal pullups, they can be left unconnected for the default mode.

TERM	IINAL	1/0	DESCRIPTION				
NAME	NO.	I/O	DESCRIPTION				
VCC	10,39,62		Power supply input, 3.3 V typical				
VDD18 <sup>†</sup>	37		1.8-V. When VREN is low, 1.8 V must be applied to provide current for the core during suspend.				
VREN	38	Ι	Voltage regulator enable: enable active LOW; disable active HIGH				
X2	60	0	12-MHz crystal output				
X1	61	1	12-MHz crystal input				

# **1.5 Terminal Functions (Continued)**

<sup>†</sup> During normal operation, the internal 3.3- to 1.8-V voltage regulator of the TUSB2136 is enabled and provides power to the core. To save power during the suspend mode, the internal regulator is disabled. In this case, the pin becomes an input, and a simple external power source is required to provide power to the core. This source needs to supply a very limited amount of power (10 μA maximum) within the voltage range of 1 to 1.95V. NOTE 1: The MCU treats the outputs as open drain types in that the output can be driven low continuously, but a high output is driven for two

clock cycles and then the output is placed in a high-impedance state.

TEST0	TEST1	FUNCTION						
0	0	Selects 48-MHz clock input (from an oscillator or other onboard clock source)						
0	1	Reserved for testing purposes						
1	0	Reserved for testing purposes						
1 1 Selects 12-MHz crystal as clock source (default)								

# 2 Functional Description

# 2.1 MCU Memory Map

Figure 2–1 illustrates the MCU memory map under boot and normal operation. It must be noted that the internal 256 bytes of IDATA are not shown since it is assumed to be in the standard 8052 location (0000 to 00FF). The shaded areas represent the internal ROM/RAM. For more information regarding the integrated 8052, see the *TUSBxxxx Microcontroller Reference Guide* (SLLU044).

When the SDW bit = 0 (boot mode): The 6K ROM is mapped to address (0000-17FF) and is duplicated in location (8000-97FF) in code space. The internal 8K RAM is mapped to address range (0000-1FFF) in data space. Buffers, memory-mapped registers (MMRs) and I/O are mapped to address range (FD80-FFFF) in data space.

When the SDW bit = 1 (normal mode): The 6K ROM is mapped to (8000–97FF) in code space. The internal 8K RAM is mapped to address range (0000–1FFF) code space. Buffers, MMR and I/O are mapped to address range (FD80–FFFF) in data space.




Figure 2–1. MCU Memory Map (TUSB2136B)

#### 2.2 Miscellaneous Registers

#### 2.2.1 TUSB2136 Boot Operation

Because the code space is in RAM (with the exception of the boot ROM), the TUSB2136 firmware must be loaded from an external source. Two options for booting are available: an external serial EEPROM source connected to the

I<sup>2</sup>C bus, or the host can be used via the USB. On device reset, the SDW bit (in the ROM register) and the CONT bit in the USB control register (USBCTL) are cleared. This configures the memory space to boot mode (see memory map, Table 2–2) and keeps the device *disconnected* from the host.

The first instruction is fetched from location 0000 (which is in the 6K ROM). The 8K RAM is mapped to XDATA space (location 0000h). The MCU executes a read from an external EEPROM and tests to see if it contains the code (test for boot signature). If it contains the code, the MCU reads from EEPROM and writes to the 8K RAM in XDATA space. If not, the MCU proceeds to boot from USB.

Once the code is loaded, the MCU sets SDW to 1. This switches the memory map to normal mode, i.e. the 8K RAM is mapped to code space, and the MCU starts executing from location 0000h. Once the switch is done, the MCU sets CONT to 1 (in the USBCTL register) This *connects* the device to the USB, resulting in the normal USB device enumeration.

#### 2.2.2 MCNFG: MCU Configuration Register

7	6	5	4	3	2	1	0
RSV	XINT	OVCE	R3	R2	R1	R0	SDW
R/W	R/W	R/W	R/O	R/O	R/O	R/O	R/W

This register is used to control the MCU clock rate.

N/ VV	IN/ VV	N/ W	K/O						
BIT	NAME	RESET	FUNCTION						
0	SDW	0	This bit enables/disables boot ROM. In the ROM version of the controller, this bit has no effect.						
			SDW = 0	When clear, the MCU executes from the 6K boot ROM space. The boot ROM appears in two locations: 0000 and 8000h. The 8K RAM is mapped to XDATA space; therefore, read/write operation is possible. This bit is set by the MCU after the RAM load is completed. The MCU cannot clear this bit. It is cleared on power-up reset or function reset.					
			SDW = 1	When set by MCU, the 6K boot ROM maps to location 8000h, and the 8K RAM is mapped to code space, starting at location 0000h. At this point, the MCU executes from RAM, and write operation is disabled (no write operation is possible in code space).					
4–1	R[3:0]	No effect	These bits reflect the device revision number.						
5	OVCE	0	Hub overcorrect detection enable/disable bit.						
			OVCE = 0 Hub overcorrect detection is disabled.						
			OVCE = 1 Hub overcorrect detection is enabled.						
6	XINT	0	INT1 source control bit						
			XINT = 0 INT1 is connected to the P3.3 pin and operates as a standard INT1 interrupt.						
			XINT = 1	INT1 is connected to the OR of port-2 inputs.					
7	RSV	0	Reserved						

#### 2.2.3 PUR\_n: GPIO Pullup Register for Port n (n = 0 to 3)

PUR\_0: GPIO pullup register for port 0 PUR\_1: GPIO pullup register for port 1 PUR\_2: GPIO pullup register for port 2 PUR 3: GPIO pullup register for port 3

7	6	5	4	3	2	1	0		
PORT_n.	.7 PORT_n.6	PORT_n.5	PORT_n.4	PORT_n.3	PORT_n.2	PORT_n.1	PORT_n.0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
			FUNCTION						
BIT	NAME	RESET				FUNCTIO	N		

#### 2.2.4 INTCFG: Interrupt Configuration

7	6	5	4	3	2	1	0				
RSV	RSV	RSV	RSV	13	12	11	10				
R/O	R/O	R/O	R/O	R/W	R/W	R/W	R/W				
	-										
BIT	NAME	RESET		FUNCTION							
0–3	l[3:0]	0010		The MCU can write to this register to set the interrupt delay time for port 2 on the MCU. The value of the lower nibble represents the delay in ms. Default after reset is 2 ms.							
4–7	RSV	0	Reserv	Reserved							

#### 2.2.5 WDCSR: Watchdog Timer, Control, and Status Register

A watchdog timer (WDT) with 1-ms clock is provided. The watchdog timer only works when a USB start-of-frame has been detected by the TUSB3210. If this register is not accessed for a period of 32 ms, the WDT counter resets the MCU (see Figure 2–2, Reset Diagram). When the IDL bit in PCON is set, the WDT is suspended until an interrupt is detected. At this point, the IDL bit is cleared and the WDT resumes operation. The WDE bit of this register is cleared only on power-up or USB reset (if enabled). When the MCU writes a 1 to the WDE bit of this register the WDT starts running.

7	6	5	4	3	2	1	0
WDE	WDR	RSV	RSV	RSV	RSV	RSV	WDT
R/W	R/W	R/O	R/O	R/O	R/O	R/O	W/O

BIT	NAME	RESET		FUNCTION				
0	WDT	0	period of 31	he MCU must write a 1 to this bit to prevent the WDT from resetting the MCU. If MCU does not write a 1 in a eriod of 31 ms, the WDT resets the device. Writing a 0 has no effect on the WDT. (The WDT is a 5-bit ounter using a 1-ms CLK). This bit is read as 0.				
5–1	RSV	0	Reserved					
6	WDR	0	Watchdog re timer reset.	Watchdog reset indication bit. This bit indicates if the reset occurred due to power-on reset or watchdog timer reset.				
			WDR = 0	A power-up or USB reset occurred.				
			WDR = 1	A watchdog time-out reset occurred. To clear this bit, the MCU must write a 1. Writing a 0 has no effect.				
7	WDE	0	Watchdog timer enable					
			WDE = 0	Disabled				
			WDE = 1	Enabled				

#### 2.2.6 PCON: Power Control Register (at SFR 87h)

7	6	5	4	3	2	1	0			
SMOD	RSV	RSV	RSV	GF1	GF0	RSV	IDL			
R/W	R/O	R/O	R/O	R/W	R/W	R/O	R/W	-		
BIT	NAME	RESET		FUNCTION						
0	IDL	0	MCU idle	mode bit. T	his bit can b	e set by the	e MCU and	is cleared only by the INT1 interrupt.		
			IDL = 0	DL = 0 The MCU is not in idle mode. This bit is cleared by the INT1 interrupt logic when INT1 is asserted for at least 400 µs.						
			IDL = 1	The MCU is in idle mode and RAM is in low-power mode. The oscillator/APLL is off and the WDT is suspended. When in suspend mode, only INT1 can be used to exit from the idle state and generate an interrupt. INT1 must be asserted for at least 400 µs for the interrupt to be recognized.						
1	RSV	0	Reserved	•						
3–2	GF[1:0]	00	General-p	General-purpose bits. The MCU can write and read them.						
6–4	RSV	0	Reserved	Reserved						
7	SMOD	0		Double baud-rate control bit. For more information see the UART serial interface in the M8052 core specification.						

# 2.3 Buffers + I/O RAM Map

The address range from FD80 to FFFF is reserved for data buffers, setup packet, endpoint descriptor blocks (EDB), and all I/O. RAM space of 512 bytes [FD80–FF7F] is used for EDB and buffers. The FF80–FFFF range is used for memory-mapped registers (MMR). Table 2–1 represents the internal XDATA space allocation.

DESCRIPTION	ADDRESS RANGE	
	FFFF	
Internal memory mapped registers (MMR)	Ŷ	
	FF80	
	FF7F	
Endpoint descriptor blocks (EDB)	Ŷ	
	FF08	
	FF07	
Setup packet buffer	$\uparrow$	
	FF00	
	FEFF	512 Duto
Input endpoint-0 buffer	$\uparrow$	512 -Byte RAM
	FEF8	
	FEF7	
Output endpoint-0 buffer	$\uparrow$	
	FEF0	
	FEEF	
Data buffers (368 bytes)	Ŷ	
	FD80	

#### Table 2–1. XDATA Space

ADDRESS	REGISTER	DESCRIPTION					
FFFF	FUNADR	FUNADR: Function address register					
FFFE	USBSTA	USBSTA: USB status register					
FFFD	USBMSK	USBMSK: USB interrupt mask register					
FFFC	USBCTL	USBCTL: USB control register					
FFFB	HUBVIDH	HUBVIDH: HUB-VID register (high-byte)					
FFFA	HUBVIDL	HUBVIDL: HUB-VID register (low-byte)					
FFF9	HUBPIDH	HUBPIDH: HUB-PID register (high-byte)					
FFF8	HUBPIDL	HUBPIDL: HUB-PID register (low-byte)					
FFF7	HUBCNFG	HUBCNFG: HUB-configuration register					
FFF6	VIDSTA	VIDSTA: VID/PID status register					
FFF5	HUBPOTG	HUBPOTG: HUB power-on to power-good descriptor register					
FFF4	HUBCURT	HUBCURT: HUB current descriptor register					
FFF3	I2CADR	I2CADR: I <sup>2</sup> C address register					
FFF2	I2CDAI	I2CDAI: I <sup>2</sup> C data-input register					
FFF1	I2CDAO	I2CDAO: I <sup>2</sup> C data-output register					
FFF0	I2CSTA	I2CSTA: I <sup>2</sup> C status and control register					
Ŷ	RESERVED						
FF97	PUR3	Port 3 pullup resistor register					
FF96	PUR2	Port 2 pullup resistor register					
FF95	PUR1	Port 1 pullup resistor register					
FF94	PUR0	Port 0 pullup resistor register					
FF93	WDCSR	WDCSR: Watchdog timer, control and status register					
FF92	VECINT	VECINT: Vector interrupt register					
FF91	RESERVED						
FF90	MCNFG	MCNFG: MCU configuration register					
↑	RESERVED						
FF84	INTCFG	INTCFG: Interrupt delay configuration register					
FF83	OEPBCNT_0	OEPBCNT_0: Output endpoint-0 byte count register					
FF82	OEPCNFG_0	OEPCNFG_0: Output endpoint-0 configuration register					
FF81	IEPBCNT_0	IEPBCNT_0: Input endpoint-0 byte count register					
FF80	IEPCNFG_0	IEPCNFG_0: Input endpoint-0 configuration register					

Table 2–2. Memory-Mapped Registers Summary (XDATA Range = FF80  $\rightarrow$  FFFF)

# 2.4 Endpoint Descriptor Block (EDB-1 to EDB-3)

Data transfers between USB, MCU and external devices are defined by an endpoint descriptor block (EDB). Four input and four output EDBs are provided. With the exception of EDB-0 (I/O endpoint 0), all EDBs are located in SRAM as shown in Table 2–3. Each EDB contains information describing the X and Y buffers. In addition, it provides general status information.

ADDRESS	SIZE	DESCRIPTION				
FF7F						
↑	32 bytes	RESERVED				
FF60						
FF5F						
$\uparrow$	8 bytes	Input endpoint 3: configuration				
FF58	-					
FF57						
$\uparrow$	8 bytes	Input endpoint 2: configuration				
FF50						
FF4F						
$\uparrow$	8 bytes	Input endpoint 1: configuration				
FF48						
FF47						
Ŷ	40 bytes	RESERVED				
FF20						
FF1F						
$\uparrow$	8 bytes	Output endpoint 3: configuration				
FF18						
FF17						
$\uparrow$	8 bytes	Output endpoint 2: configuration				
FF10						
FF0F						
$\uparrow$	8 bytes	Output endpoint 1: configuration				
FF08						
FF07						
$\uparrow$	8 bytes	Setup packet block				
FF00						
FEFF						
$\uparrow$	8 bytes	Input endpoint 0: buffer				
FEF8						
FEF7						
$\uparrow$	8 bytes	Output endpoint 0: buffer				
FEF0						
FEEF		Top of buffer space				
↑						
	368 bytes	Buffers space				
FD80		Start of buffer space				

Table 2–3. EDB and Buffer Allocations in XDATA

Table 2-4 illustrates the EDB entries for EDB-1 to EDB-3. EDB-0 registers are described separately.

Offset	ENTRY NAME	DESCRIPTION						
07	EPSIZXY_n	I/O endpoint_n: X/Y buffer size						
06	EPBCTY_n	I/O endpoint_n: Y byte count						
05	EPBBAY_n	I/O endpoint_n: Y buffer base address						
04	SPARE	Not used						
03	SPARE	Not used						
02	EPBCTX_n	I/O endpoint_n: X byte count						
01	EPBBAX_n	I/O endpoint_n: X buffer base address						
00	EPCNF_n	I/O endpoint_n: configuration						

Table 2–4. EDB Entries in RAM (n = 1 to 3)

# 2.4.1 **OEPCNF\_n:** Output Endpoint Configuration (n = 1 to 3)

7	6	5	4	3	2	1	0
UBME	ISO	TOGLE	DBUF	STALL	USBIE	RSV	RSV
R/W	R/W	R/W	R/W	R/W	R/W	R/O	R/O

BIT	NAME	RESET		FUNCTION						
1–0	RSV	х	Reserved =	Reserved = 0						
2	USBIE	х	USB interru	USB interrupt enable on transaction completion. Set/clear by MCU.						
			USBIE = 0	USBIE = 0 No interrupt						
			USBIE = 1	SBIE = 1 Interrupt on transaction completion						
3	STALL	0	USB stall co	ondition indication. Set/clear by MCU.						
			STALL = 0	No stall						
			STALL = 1	USB stall condition. If set by the MCU, a STALL handshake is initiated and the bit is cleared by the MCU.						
4	DBUF	х	Double buff	Double buffer enable. Set/clear by MCU.						
			DBUF = 0	Primary buffer only (X-buffer only)						
			DBUF = 1	Toggle bit selects buffer						
5	TOGLE	х	USB toggle	bit. This bit reflects the toggle sequence bit of DATA0, DATA1						
6	ISO	х	ISO = 0	Non-isochronous transfer. This bit must be cleared by the MCU because only non-isochronous transfer is supported.						
7	UBME	х	USB buffer manager (UBM) enable/disable bit. Set/clear by MCU.							
			UBME = 0	UBM cannot use this endpoint.						
			UBME = 1	UBM can use this endpoint.						

# 2.4.2 OEPBBAX\_n: Output Endpoint X-Buffer Base-Address (n = 1 to 3)

7	6	5	4	3	2	1	0
A <sub>10</sub>	Ag	A <sub>8</sub>	A7	A <sub>6</sub>	A5	A <sub>4</sub>	A <sub>3</sub>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BIT	NAME	RESET	FUNCTION
7–0	A[10:3]		A[10:3] of X-buffer base address (padded with 3 LSB of zeros for a total of 11-bits). This value is set by the MCU. UBM or DMA uses this value as the start address of a given transaction. Furthermore, UBM or DMA does not change this value at the end of a transaction.

# 2.4.3 OEPBCTX\_n: Output Endpoint X-Byte Count (n = 1 to 3)

7	6	5	4	3	2	1	0					
NAK	С <sub>6</sub>	C <sub>5</sub>	C4	C <sub>3</sub>	C2	C <sub>1</sub>	C <sub>0</sub>					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
BIT	NAME	RESET		FUNCTION								
6–0	C[6:0]	x	000 00008 000 00018 : 011 1111b 100 00008	byte count: $p \rightarrow Count =$ $p \rightarrow Count =$ $\rightarrow Count =$ $p \rightarrow Count =$ $p \rightarrow Count =$ $\geq 100\ 0001$	= 0 = 1 byte = 63 bytes = 64 bytes	unpredicta	ble results.					
7	NAK	x		NAK= 0 No valid data in buffer. Ready for host out NAK= 1 Buffer contains a valid packet from host (host-out request is NAK)								

# 2.4.4 **OEPBBAY\_n:** Output Endpoint Y-Buffer Base-Address (n = 1 to 3)

7	6	5	4	3	2	1	0	
A <sub>10</sub>	Ag	A <sub>8</sub>	A7	A <sub>6</sub>	A5	A <sub>4</sub>	A <sub>3</sub>	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-

BIT	NAME	RESET	FUNCTION
7–0	A[10:3]		A[10:3] of Y-buffer base address (padded with 3 LSB of zeros for a total of 11 bits). This value is set by the MCU. UBM or DMA uses this value as the start address of a given transaction. Furthermore, UBM or DMA does not change this value at the end of a transaction.

# 2.4.5 **OEPBCTY\_n:** Output Endpoint Y-Byte Count (n = 1 to 3)

7	6	5	4	3	2	1	0
NAK	С <sub>6</sub>	C5	C4	C <sub>3</sub>	C2	C <sub>1</sub>	C <sub>0</sub>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BIT	NAME	RESET	FUNCTION
6–0	C[6:0]	x	Y-buffer byte count: $000\ 0000b \rightarrow Count = 0$ $000\ 0001b \rightarrow Count = 1\ byte$ :011\ 1111b \rightarrow Count = 63\ bytes $100\ 0000b \rightarrow Count = 64\ bytes$ Any value $\geq 100\ 0001b$ produces unpredictable results.
7	NAK	х	NAK= 0 No valid data in buffer. Ready for host out NAK= 1 Buffer contains a valid packet from host (host-out request is NAK)

# 2.4.6 **OEPSIZXY\_n:** Output Endpoint X-/Y-Byte Count (n = 1 to 3)

7	6	5	4	3	2	1	0				
RSV	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>				
R/O	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
BIT	NAME	RESET		FUNCTION							
6–0	S[6:0]	x	000 0000k 000 0001k : 011 1111b 100 0000k	buffer size: $p \rightarrow Count =$ $p \rightarrow Count =$ $\rightarrow Count =$ $p \rightarrow Count =$ $p \rightarrow Count =$ $\geq 100\ 0001$	= 0 = 1 byte 63 bytes = 64 bytes	unpredicta	ble results.				
7	RSV	х	Reserved	Reserved = 0							

# 2.4.7 IEPCNF\_n: Input Endpoint Configuration (n = 1 to 3)

7	6	5	4	3	2	1	0
UBME	ISO	TOGLE	DBUF	STALL	USBIE	RSV	RSV
R/W	R/W	R/W	R/W	R/W	R/W	R/O	R/O

BIT	NAME	RESET		FUNCTION						
1–0	RSV	х	Reserved =	Reserved = 0						
2	USBIE	х	USB interru	JSB interrupt enable on transaction completion						
			USBIE = 0	USBIE = 0     No interrupt						
			USBIE = 1	SBIE = 1 Interrupt on transaction completion						
3	STALL	0	USB stall co	SB stall condition indication. Set by UBM, but can be set/cleared by the MCU.						
			STALL = 0	TALL = 0 No stall						
			STALL = 1	STALL = 1 USB stall condition. If set by the MCU, a STALL handshake is initiated and the bit is cleared automatically.						
4	DBUF	х	Double buffe	Double buffer enable						
			DBUF = 0	Primary buffer only (X-buffer only)						
			DBUF = 1	Toggle bit selects buffer						
5	TOGLE	х	USB toggle	bit. This bit reflects the toggle sequence bit of DATA0, DATA1						
6	ISO	х	ISO = 0	Non-isochronous transfer. This bit must be cleared by the MCU because only non-isochronous transfer is supported.						
7	UBME	х	UBM enable/disable bit. Set/clear by MCU.							
			UBME = 0	UBME = 0 UBM cannot use this endpoint.						
			UBME = 1	UBM can use this endpoint.						

# 2.4.8 IEPBBAX\_n: Input Endpoint X-Buffer Base-Address (n = 1 to 3)

7	6	5	4	3	2	1	0
A <sub>10</sub>	Ag	A <sub>8</sub>	A7	A <sub>6</sub>	A5	A <sub>4</sub>	A <sub>3</sub>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BIT	NAME	RESET	FUNCTION
7–0	A[10:3]	х	A[10:3] of X-buffer base address (padded with 3 LSB of zeros for a total of 11 bits). This value is set by the MCU. UBM or DMA uses this value as the start-address of a given transaction. Furthermore, UBM or DMA does not change this value at the end of a transaction.

# 2.4.9 IEPBCTX\_n: Input Endpoint X-Byte Count (n = 1 to 3)

7	6	5	4	3	2	1	0			
NAK	С <sub>6</sub>	C <sub>5</sub>	C4	C <sub>3</sub>	C2	C <sub>1</sub>	C <sub>0</sub>			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
BIT	NAME	RESET					FUNCTIO	N		
6–0	C[6:0]	x	000 0000k 000 0001k : 011 1111b 100 0000k	<b>C-buffer byte count:</b> $000\ 0000b \rightarrow Count = 0$ $000\ 0001b \rightarrow Count = 1 byte$ $011\ 1111b \rightarrow Count = 63 bytes$ $100\ 0000b \rightarrow Count = 64 bytes$ Any value $\geq 100\ 0001b$ produces unpredictable results.						
7	NAK	x		IAK = 0 Buffer contains a valid packet for host-in transaction IAK = 1 Buffer is empty (host-in request is NAK)						

# 2.4.10 IEPBBAY\_n: Input Endpoint Y-Buffer Base-Address (n = 1 to 3)

7	6	5	4	3	2	1	0
A <sub>10</sub>	Ag	A <sub>8</sub>	A7	A <sub>6</sub>	A5	A <sub>4</sub>	A <sub>3</sub>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BIT	NAME	RESET	FUNCTION
7–0	A[10:3]		A[10:3] of Y-buffer base address (padded with 3 LSB of zeros for a total of 11 bits). This value is set by the MCU. UBM or DMA uses this value as the start-address of a given transaction. Furthermore, UBM or DMA does not change this value at the end of a transaction.

# 2.4.11 IEPBCTY\_n: Input Endpoint Y-Byte Count (n = 1 to 3)

7	6	5	4	3	2	1	0
NAK	С <sub>6</sub>	C <sub>5</sub>	C4	C3	C2	С <sub>1</sub>	C <sub>0</sub>
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BIT	NAME	RESET	FUNCTION
6–0	C[6:0]	х	Y-buffer byte count: $000\ 0000b \rightarrow Count = 0$ $000\ 0001b \rightarrow Count = 1\ byte$ :011\ 1111b \rightarrow Count = 63\ bytes $100\ 0000b \rightarrow Count = 64\ bytes$ Any value $\geq 100\ 0001b$ produces unpredictable results.
7	NAK	х	NAK = 0 Buffer contains a valid packet for host-in transaction NAK = 1 Buffer is empty (host-in request is NAK)

7	6	5	4	3	2	1	0		
RSV	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>		
R/O	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
BIT	NAME	RESET		FUNCTION					
6–0	S[6:0]	x	000 00000 000 00010 : 011 1111b 100 00000	buffer size: $p \rightarrow Count =$ $p \rightarrow Count =$ $\rightarrow Count =$ $p \rightarrow Count =$ $p \rightarrow Count =$ $\geq 100\ 0001$	= 0 = 1 byte 63 bytes = 64 bytes	unpredicta	ble results.		
7	RSV	х	Reserved	Reserved = 0					

#### 2.4.12 IEPSIZXY\_n: Input Endpoint X-/Y-Buffer Size (n = 1 to 3)

# 2.5 Endpoint-0 Descriptor Registers

Unlike EDB-1 to EDB-3, which are defined as memory entries in SRAM, endpoint-0 is described by a set of 4 registers (two for output and two for input). Table 2–5 defines the registers and their respective addresses used for EDB-0 description. EDB-0 has no *Base-Address Register*, because these addresses are hardwired to FEF8 and FEF0. Note that the bit positions have been preserved to provide consistency with EDB-n (n = 1 to 3).

ADDRESS	REGISTER NAME	BASE ADDRESS					
FF83	OEPBCNT_0	Output endpoint-0: byte-count register					
FF82	OEPCNFG_0	Output endpoint-0: configuration register	FEF0				
FF81	IEPBCNT_0	Input endpoint-0: byte-count register					
FF80	IEPCNFG_0	Input endpoint-0: configuration register	FEF8				

Table 2–5. Input/Output EDB-0 Registers

#### 2.5.1 IEPCNFG\_0: Input Endpoint-0 Configuration Register

7	6	5	4	3	2	1	0
UBME	RSV	TOGLE	RSV	STALL	USBIE	RSV	RSV
R/W	R/O	R/O	R/O	R/W	R/W	R/O	R/O

BIT	NAME	RESET		FUNCTION					
1–0	RSV	0	Reserved =	Reserved = 0					
2	USBIE	0	USB interru	JSB interrupt enable on transaction completion. Set/clear by MCU.					
			USBIE = 0	No interrupt					
			USBIE = 1	Interrupt on transaction completion					
3	STALL	0	USB stall co	ndition indication. Set/clear by MCU.					
			STALL = 0	No stall					
			STALL = 1	USB stall condition. If set by the MCU, a STALL handshake is initiated and the bit is cleared automatically by the next setup transaction.					
4	RSV	0	Reserved =	0					
5	TOGLE	0	USB toggle	bit. This bit reflects the toggle sequence bit of DATA0, DATA1.					
6	RSV	0	Reserved =	Reserved = 0					
7	UBME	0	UBM enable	UBM enable/disable bit. Set/clear by MCU.					
			UBME = 0	UBM cannot use this endpoint.					
			UBME = 1	UBM can use this endpoint.					

# 2.5.2 IEPBCNT\_0: Input Endpoint-0 Byte Count Register

7	6	5	4	3	2	1	0		
NAK	RSV	RSV	RSV	С <sub>3</sub>	C <sub>2</sub>	С <sub>1</sub>	C <sub>0</sub>		
R/W	R/O	R/O	R/O	R/W	R/W	R/W	R/W		
BIT	NAME	RESET		FUNCTION					
3–0	C[3:0]	0000	<b>Byte cou</b> 0000b → : 0111b → 1000b → 1001b to	Count = 0 Count = 7 Count = 8	eserved. (If	used, defau	ılts to 8)		
6–4	RSV	0	Reserved	Reserved = 0					
7	NAK	1				packet for h request is l			

# 2.5.3 OEPCNFG\_0: Output Endpoint-0 Configuration Register

7	6	5	4	3	2	1	0
UBME	RSV	TOGLE	RSV	STALL	USBIE	RSV	RSV
R/W	R/O	R/O	R/O	R/W	R/W	R/O	R/O

BIT	NAME	RESET		FUNCTION					
1–0	RSV	0	Reserved =	Reserved = 0					
2	USBIE	0	USB interru	USB interrupt enable on transaction completion. Set/clear by MCU.					
			USBIE = 0	No interrupt					
			USBIE = 1	Interrupt on transaction completion					
3	STALL	0	USB stall co	USB stall condition indication. Set/clear by MCU.					
			STALL = 0	STALL = 0 No stall					
			STALL = 1	STALL = 1 USB stall condition. If set by the MCU, a STALL handshake is initiated and the bit is clear automatically.					
4	RSV	0	Reserved =	0					
5	TOGLE	0	USB toggle	bit. This bit reflects the toggle sequence bit of DATA0, DATA1.					
6	RSV	0	Reserved =	Reserved = 0					
7	UBME	0	UBM enable/disable bit. Set/clear by MCU.						
			UBME = 0	UBM cannot use this endpoint.					
			UBME = 1	UBM can use this endpoint.					

# 2.5.4 OEPBCNT\_0: Output Endpoint-0 Byte Count Register

7	6	5	4	3	2	1	0				
NAK	RSV	RSV	RSV	C <sub>3</sub>	C2	C <sub>1</sub>	C <sub>0</sub>				
R/W	R/O	R/O	R/O	R/W	R/W	R/W	R/W	_			
BIT	NAME	RESET		FUNCTION							
3–0	C[3:0]	0000	$0000b \rightarrow 0$ $0000b \rightarrow 0$ $0111b \rightarrow 0$ $1000b \rightarrow 0$	byte count: $000b \rightarrow Count = 0$ $111b \rightarrow Count = 7$ $000b \rightarrow Count = 8$ 001b to 1111b are reserved. (If used, defaults to 8)							
6–4	RSV	0	Reserved	Reserved = 0							
7	NAK	1		AK= 0 No valid data in buffer. Ready for host out IAK= 1 Buffer contains a valid packet from the host (NAK the host).							

# 2.6 USB Registers

# 2.6.1 FUNADR: Function Address Register

This register contains the device function address.

_	7	6	5	4	3	2	1	0
	RSV	FA6	FA5	FA4	FA3	FA2	FA1	FA0
	R/O	R/W						

BIT	NAME	RESET	FUNCTION
6–0	FA[6:0]	0000000	These bits define the current device address assigned to the function. The MCU writes a value to this register as a result of the <i>SET-ADDRESS</i> host command.
7	RSV	0	Reserved = 0

#### 2.6.2 USBSTA: USB Status Register

All bits in this register are set by the hardware and are cleared by the MCU when writing a 1 to the proper bit location (writing a 0 has no effect). In addition, each bit can generate an interrupt if its corresponding mask bit is set (R/C notation indicates read and clear only by the MCU).

7	6	5	4	3	2	1	0							
RSTR	SUSR	RESR	PWOFF	PWON	SETUP	RSV	STPOW							
R/C	R/C	R/C	R/C	R/C	R/C	R/O	R/C							
BIT	NAME	RESET		FUNCTION										
0	STPOW	0	SETUP ov setup buffe		Set by hardw	vare when a	setup packe	t is received while there is already a packet in the						
			STPOW =	0 The M	ICU can clea	ar this bit b	y writing a 1.	(Writing a 0 has no effect.)						
			STPOW =	1 SETU	P overwrite									
1	RSV	0	Reserved	= 0										
2	SETUP	0	SETUP tra As long as			JT on endp	oint-0 are N/	AK regardless of the value of their real NAK bits.						
			SETUP = 0	D The M	ICU can clea	ar this bit b	y writing a 1.	(Writing a 0 has no effect.)						
			SETUP =	1 SETU	P transactio	n received.								
3	PWON	0	Power on This bit ind	ower on request for port 3. his bit indicates if power-on to port 3 has been received. This bit generates a PWON interrupt (if enabled).										
			PWON = 0	) The M	ICU can clea	ar this bit b	y writing a 1.	(Writing a 0 has no effect.)						
			PWON = 1	Powe	r on to port 3	3 has been	received.							
4	PWOFF	0			port 3. This		es whether	power-off to port 3 has been received. This bit						
			PWOFF =	0 The M	ICU can clea	ar this bit b	y writing a 1.	(Writing a 0 has no effect.)						
			PWOFF =	1 Powe	r off to port 3	3 has been	received.							
5	RESR	0	Function re	esume requ	uest bit									
			RESR = 0	The N	ICU can clea	ar this bit b	y writing a 1.	(Writing a 0 has no effect.)						
			RESR = 1	Funct	ion resume i	s detected.								
6	SUSR	0	Function s	uspended	request bit.	This bit is s	et in respons	se to a global or selective suspend condition.						
			SUSR = 0	The M	The MCU can clear this bit by writing a 1. (Writing a 0 has no effect.)									
			SUSR = 1	Funct	Function suspend is detected.									
7	RSTR	0	Function re by a USB t	Function reset request bit. This bit is set in response to the host initiating a port reset. This bit is not affected by a USB function reset.										
			RSTR = 0	The N	ICU can clea	ar this bit b	y writing a 1.	(Writing a 0 has no effect.)						
			RSTR = 1	Funct	ion reset is c	detected.								

7	6	5	4	3	2	1	0	
RSTR	SUSR	RESR	PWOFF	PWON	SETUP	RSV	STPOW	
R/W	R/W	R/W	R/W	R/W	R/W	R/O	R/W	
BIT	NAME	RESET					FUNCTION	
0	STPOW	0	SETUP ov	erwrite inte	errupt enable	e bit		
			STPOW =	0 STPO	W interrupt	disabled		
			STPOW =	1 STPO	W interrupt	enabled		
1	RSV	0	Reserved	= 0				
2	SETUP	0	SETUP int	errupt enal	ole bit			
			SETUP =	0 SETU	P interrupt of	disabled		
			SETUP =	1 SETU	P interrupt e	enabled		
3	PWON	0	Power-on	interrupt er	able bit			
			PWON = 0	) PWO	N interrupt d	isabled		
			PWON = 1	PWO	N interrupt e	nabled		
4	PWOFF	0	Power-off	interrupt er	able bit			
			PWOFF =	0 PWO	F interrupt	disabled		
			PWON = 1	PWO	F interrupt	enabled		
5	RESR	0	Function r	esume inte	rrupt enable	1		
			RESR = 0	Funct	ion resume i	interrupt dis	sabled	
			RESR = 1	Functi	ion resume i	interrupt en	abled	
6	SUSR	0	Function s	uspend inte	errupt enabl	е		
			SUSR = 0	Funct	ion suspend	l interrupt d	isabled	
			SUSR = 1	Funct	ion suspend	interrupt e	nabled	
7	RSTR	0	Function r	eset interru	pt enable			
			RSTR = 0	Funct	ion reset inte	errupt disat	oled	
			RSTR = 1	Funct	ion reset inte	errupt enab	led	

# 2.6.3 USBMSK: USB Interrupt Mask Register

# 2.6.4 USBCTL: USB Control Register

Unlike the other registers, this register is cleared by the power-up-reset signal only. The USB reset cannot reset this register (see the reset diagram in Figure 2–2).

7	6	5	4	3	2	1	0				
CONT	U1/2	RWUP	FRSTE	RWE	B/S	SIR	DIR	]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-			
BIT	NAME	RESET					FUNCTIO	N			
0	DIR	0	As a respon transfer dir		up packet, t	he MCU de	codes the re	equest and sets or clears this bit to reflect the data			
			DIR = 0	USB dat	ta OUT tran	saction (fro	m host to T	USB2136)			
			DIR = 1	USB dat	ta IN transa	ction (from <sup>·</sup>	TUSB2136	to host)			
1	SIR	0	SETUP int interrupt is			bit is contro	lled by the	MCU to indicate to the hardware when SETUP			
			SIR = 0	SETUP routine.	interrupt is	not served.	The MCU o	clears this bit before exiting the SETUP interrupt			
			SIR = 1	SETUP	interrupt is i	n progress.	The MCU s	sets this bit when servicing the SETUP interrupt.			
2	B/S	0	Bus/self po	ower contro	ol bit						
			B/S = 0	The dev	ice is bus-p	owered.					
			B/S = 1	The dev	ice is self-p	owered.					
3	RWE	0	Remote wa	ake-up ena	ble bit						
			RWE = 0	The MC	U clears this	s bit when t	ne host sen	ds a command to clear the feature.			
			RWE = 1		U writes 1 to wake-up fea		en the host	sends set device feature command to enable the			
4	FRSTE	1	Function re	eset conne	ction bit. Thi	s bit conne	cts/disconn	ects the USB function reset from the MCU reset.			
			FRSTE = 0	Function	n reset is no	t connected	to MCU re	set.			
			FRSTE = 1	Function	n reset is co	nnected to	MCU reset.				
5	RWUP	0	Device rem	note wake-	up request.	This bit is s	et by the M	CU and is cleared automatically.			
			RWUP = 0	Writing a	a 0 to this bi	t has no eff	ect.				
			RWUP = 1	When th	e MCU writ	es a 1, a re	mote wake-	up pulse is generated.			
6	U1/2	0	USB hub v	ersion							
			U1/2 = 0	This is a	i USB1.x hu	b.					
			U1/2 = 1	This is a USB2.x hub.							
7	CONT	0	Connect/di	sconnect b	oit						
			CONT = 0	Upstrea	m port is dis	connected.	Pullup disa	abled			
			CONT = 1	Upstrea	m port is co	nnected. Pu	Illup enable	ed			

7	6	5	4	3	2	1	0					
OCP	I/G	P3.1	P3.0	P2A	P2E	P1A	P1E					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-				
BIT	NAME	RESET					FUNCTIO	N				
0	P1E	0	Hub port-1	enable/dis	able control	l bit						
			P1E = 0	Port 1 is	disabled.							
			P1E = 1	Port 1 is	enabled.							
1	P1A	0	Hub port-1	1; permane	nt attachme	nt control bi	it.					
			P1A = 0	Port 1 is	connected t	to a remova	ble function	l.				
			P1A = 1	Port 1 is	connected t	to a perman	ent attachm	nent function.				
2	P2E	0	Hub port-2	enable/dis	able control	l bit						
			P2E = 0	Port 2 is	ort 2 is disabled.							
			P2E = 1	Port-2 is	enabled.							
3	P2A	0	Hub port-2	permanen	t-attachmer	nt control bit						
			P2A = 0	Port 2 is	connected t	to a remova	ble function	l.				
			P2A = 1	Port 2 is	connected t	to a perman	ent-attachn	nent function.				
5–4	P3[1:0]	00	00b = Port 01b = Port 10b = Port	3 is disable 3 is perma 3 is conne	mbedded-function control field is disabled (doesn't exist). is permanently attached. is connected to a removable function, but is not attached. is connected to a removable function, and is attached.							
6	I/G	0	Individual/	gang powe	r control bit							
			I/G = 0	Overcurr	Overcurrent and power control are controlled individually.							
			I/G = 1	Overcurr	ent and pov	ver control a	are gang co	ntrolled.				
7	OCP	0	Overcurren	nt protection	n control bit							
			OCP = 0	Overcurr	ent protecti	on is disable	ed.					
			OCP = 1	Overcurr	ent protecti	on is enable	ed.					

# 2.6.5 HUBCNFG: Hub Configuration Register

# 2.6.6 HUBPOTG: Hub Power-On to Power-Good Descriptor Register

7	6	5	4	3	2	1	0	
D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BIT	NAME	RESET					FUNCTIO	N
7–0	D[7:0]	00h	Offset-5 in	hub descri	ptor table			

# 2.6.7 HUBCURT: Hub Current Descriptor Register

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BIT	NAME	RESET					FUNCTIO
7–0	D[7:0]	00h	Offset-6 in	hub descri	ptor table		

#### 2.6.8 HUBPIDL: Hub PID Register (Low-Byte)

7	6	5	4	3	2	1	0	
D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BIT	NAME	RESET					FUNCTIO	N
7–0	D[7:0]	00h	Hub PID lo	ow-byte valu	le			

#### 2.6.9 HUBPIDH: Hub PID Register (High-Byte)

7	6	5	4	3	2	1	0	
D15	D14	D13	D12	D11	D10	D9	D8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
BIT	NAME	RESET					FUNCTIO	N
7–0	D[15:8]	00h	Hub PID h	igh-byte val	ue			

#### 2.6.10 HUBVIDL: Hub VID Register (Low-Byte)

7	6	5	4	3	2	1	0			
D7	D6	D5	D4	D3	D2	D1	D0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
BIT	NAME	RESET					FUNCTIO	N		
7–0	D[7:0]	00h	Hub VID lo	Hub VID low-byte value						

#### 2.6.11 HUBVIDH: Hub VID Register (High-Byte)

7	6	5	4	3	2	1	0	
D15	D14	D13	D12	D11	D10	D9	D8	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
BIT	NAME	RESET					FUNCTIO	ON
7–0	D[15:8]	00h	Hub VID h	igh-byte va	lue			

#### 2.6.12 VIDSTA: VID/PID Status Register

This register is used to read the value on four external pins. The firmware can use this value to select one of the vendor identification/product identifications (VID/PID) stored in memory. The TUSB2136/D supports up to 16 unique VID/PIDs with application code to support different products. This provides a unique opportunity for original equipment manufacturers (OEMs) to have one device ROM programmed to support up to 16 different product lines by using S0–S3 to select VID/PID and behavioral application code for the selected product.

_	7	6	5	4	3	2	1	0
	RSV	RSV	RSV	RSV	S3	S2	S1	S0
-	R/O							

BIT	NAME	RESET	FUNCTION
3–0	S[3:0]	x	VID/PID selection bits. These bits reflect the status of the external pins as defined by Table 2–6. Note that a pin tied low is reflected as a 0 and a pin tied high is reflected as a 1.
7–4	RSV	0	Reserved = 0

VIDSTA REGISTER		PIN	
S[3:0]	NO.	NAME	COMMENTS
SO	58	P3.0	Dual function, P3.0 I/O or S0 input
S1	57 P3.1		Dual function, P3.1 I/O or S1 input
S2	8	S2	S2-pin is input
S3	9 S3		S3-pin is input

Table 2–6. External Pins Mapping to S[3:0] in VIDSTA Register

# 2.7 Function Reset and Power-Up Reset Interconnect

Figure 2–2 represents the logical connection of USB-function-reset ( $\overline{\text{USBR}}$ ) and power-up-reset ( $\overline{\text{RST}}$ )-pins. The internal  $\overline{\text{RESET}}$  signal is generated from the  $\overline{\text{RST}}$  pin ( $\overline{\text{PURS}}$  signal) or from the USB-reset ( $\overline{\text{USBR}}$  signal). The  $\overline{\text{USBR}}$  can be enabled or disabled by the FRSTE bit in the USBCTL register (on power up FRSTE = 0). The internal  $\overline{\text{RESET}}$  is used to reset all registers and logic, with the exception of the USBCTL and MISCTL registers. The USBCTL and MCU configuration registers (MCNFG) are cleared by the  $\overline{\text{PURS}}$  signal only.




Figure 2–2. Reset Diagram

# 2.8 Pullup Resistor Connect/Disconnect

After reading firmware into RAM the TUSB2136 can re-enumerate using the new firmware (no need to physically disconnect and re-connect the cable). Figure 2–3 shows an equivalent circuit implementation for *Connect* and *Disconnect* from a USB upstream port (also see Figure 4–4b). When the CONT bit in the USBCTL register is 1, the CMOS driver sources VDD to the pullup resistor (PUR pin), presenting a normal connect condition to the USB hub (high speed). When the CONT bit is 0, the PUR pin is driven low. In this state, the 1.5-k $\Omega$  resistor is connected to GND, resulting in device *disconnection* state. The PUR driver is a CMOS driver that can provide VDD–0.1 V minimum at 8 mA source current.




Figure 2–3. Pullup Resistor Connect/Disconnect Circuit

# 2.9 8052 Interrupt and Status Registers

All seven 8052-standard interrupt sources are preserved. SIE is the standard interrupt enable register, which controls the seven interrupt sources. All the additional interrupt sources are connected together as an OR to generate  $\overline{INTO}$ . The  $\overline{INTO}$  signal is provided to interrupt the MCU (see interrupt connection diagram, Figure 2–4).

INTERRUPT SOURCE	DESCRIPTION	START ADDRESS	COMMENTS
ET2	Timer-2 interrupt	002BH	
ES	UART interrupt	0023H	
ET1	Timer-1 interrupt	001BH	
EX1	Internal INT1 or INT1	0013H	Used for P2[7:0] interrupt
ET0	Timer-0 interrupt	000BH	
EX0	Internal INT0	0003H	Used for all internal peripherals
Reset		0000H	

Table 2–7. 8052 Interrupt Location Map

7	6	5	4	3	2	1	0				
EA	RSV	ET2	ES	ET1	EX1	ET0	INTO				
R/W	R/O	R/O	R/W	R/W	R/W	R/W	R/W				
BIT	NAME	RESET	1				FUNCTION				
0	INT0	0	Enable or	disable exte	ernal interru	pt-0					
			EX0 = 0	External	interrupt-0 i	s disabled.					
			EX0 = 1	External	interrupt-0 i	s enabled.					
1	ET0	0	Enable or	disable time	er-0 interrup	ot					
			ET0 = 0	Timer-0 i	nterrupt is d	lisabled.					
			ET0 = 1	Timer-0 i	nterrupt is e	enabled.					
2	EX1	0	Enable or	disable exte	ernal interru	pt-1					
			EX1 = 0	External	interrupt-1 i	s disabled.					
			EX1 = 1	External	interrupt-1 i	s enabled.					
3	ET1	0	Enable or	disable time	er-1 interrup	ot					
			ET1 = 0		nterrupt is d						
			ET1 = 1	Timer-1 i	nterrupt is e	enabled.					
4	ES	0	Enable or	disable seri		-					
			ES = 0		rt interrupt i						
			ES = 1	Serial po	rt interrupt i	s enabled.					
5	ET2	0		disable time							
			ET2 = 0		nterrupt is d						
			ET2 = 1	-	Timer-2 interrupt is enabled.						
6	RSV	0		Reserved							
7	EA	0		1		lobal disable	le)				
			EA = 0	Disable a	all interrupts						
			EA = 1	Each inte	errupt sourc	e is individua	ually controlled.				

#### 2.9.1 8052 Standard Interrupt Enable Register

#### 2.9.2 Additional Interrupt Sources

All nonstandard 8052 interrupts (USB, I<sup>2</sup>C, etc.) are connected as an OR to generate an internal  $\overline{INT0}$ . It must be noted that the external  $\overline{INT0}$  and  $\overline{INT1}$  are not used. Furthermore,  $\overline{INT0}$  must be programmed as an active-low level interrupt (not edge-triggered). A vector interrupt register is provided to identify all interrupt sources (see vector interrupt register definition, Section 2.9.3). Up to 64 interrupt vectors are provided. It is the responsibility of the MCU to read the vector and dispatch the proper interrupt routine.

#### 2.9.3 VECINT: Vector Interrupt Register

7–4

G[

This register contains a vector value identifying the internal interrupt source that trapped to location 0003h. Writing any value to this register removes the vector and updates the next vector value (if another interrupt is pending). Note that the vector value is offset. Therefore, its value is in increments of two (bit 0 is set to 0). When no interrupt is pending, the vector is set to 00h. Table 2–8 is a table of the vector interrupt values. As shown, the interrupt vector is divided into two fields, I[2:0] and G[3:0]. The I-field defines the interrupt source within a group (on a first-come, first-served basis) and the G-field defines the group number. Group G0 is the lowest and G15 is the highest priority.

	7	6	5	4	3	2	1	0				
	G3	G2	G1	G0	12	l1	10	0				
-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/O				
	BIT	NAME	RESET					FUNCTION	N			
	3–1	I[2:0]	000	This field defines the interrupt source in a given group. See Table 2–8, <i>Vector Interrupt Values</i> . Bit 0 is always 0; therefore, vector values are offset by two.								

6[3:0]	0000	This field defines the interrupt group. I[2:0] and G[3:0] combine to produce the actual interrupt vector.

G[3:0] (Hex)	l[2:0] (Hex)	VECTOR (Hex)	INTERRUPT SOURCE
0	0	00	No interrupt
1	0	10	RESERVED
1	1	12	Output endpoint 1
1	2	14	Output endpoint 2
1	3	16	Output endpoint 3
1	4–7	18–1E	RESERVED
2	0	20	RESERVED
2	1	22	Input endpoint 1
2	2	24	Input endpoint 2
2	3	26	Input endpoint 3
2	4–7	28–2E	RESERVED
3	0	30	STPOW packet received
3	1	32	SETUP packet received
3	2	34	PWON interrupt
3	3	36	PWOFF interrupt
3	4	38	RESR interrupt
3	5	ЗA	SUSR interrupt
3	6	3C	RSTR interrupt
3	7	3E	RESERVED
4	0	40	I <sup>2</sup> C TXE interrupt
4	1	42	I <sup>2</sup> C RXF interrupt
4	2	44	Input endpoint 0
4	3	46	Output endpoint 0
4	4–7	48  ightarrow 4E	RESERVED
5–15	Х	$90 \rightarrow FE$	RESERVED

#### Table 2–8. Vector Interrupt Values

#### 2.9.4 Logical Interrupt Connection Diagram (INT0)

Figure 2–4 represents the logical connection of the interrupt sources and the relation of the logical connection with INTO. The priority encoder generates an 8-bit vector, corresponding to 64 interrupt sources (not all are used). The interrupt priorities are hard wired. Vector 46h is the highest and 12h is the lowest. Table 2–8 lists the interrupt source for each valid interrupt vector.




Figure 2–4. Internal Vector Interrupt (INT0)

#### 2.9.5 P2[7:0] Interrupt (INT1)

Figure 2–5 illustrates the conceptual port-2 interrupt. All port-2 input signals are connected in a logical OR to generate the  $\overline{INT1}$  interrupt. Note that the inputs are active low and  $\overline{INT1}$  is programmed as a level-triggered interrupt. In addition,  $\overline{INT1}$  is connected to the suspend/resume logic for remote wake-up support. As illustrated, the XINT bit in the MCU configuration register (MCNFG) is used to select the EX1 interrupt source. When XINT = 0, P3.3 is the source, and when XINT = 1, P2[7:0] is the source.




Figure 2–5. P2[7:0] Input Port Interrupt Generation

# 2.10 I<sup>2</sup>C Registers

The TUSB2136 only supports a master-slave relationship; therefore, it does not support bus arbitration.

# 2.10.1 I2CSTA: I<sup>2</sup>C Status and Control Register

This register is used to control the stop condition for read and write operations. In addition, it provides transmitter and receiver handshake signals with their respective interrupt enable bits.

	7	6	5	4	3	2	1	0
	RXF	RIE	ERR	1/4	TXE	TIE	SRD	SWR
1	R/C	P/M	R/C	R/M	R/C	P/M	P/M	R/W

R/C	R/W	R/C	R/W	R/C	R/W	R/W	R	2/W					
BIT	NAME	RESET	FUNCTION										
0	SWR	0	0 Stop write condition. This bit defines whether the I <sup>2</sup> C controller generates a stop control the I2CDAO register is transmitted to an external device.						ondition when data from				
			SWR = 0	R = 0 Stop condition is not generated when data from I2CDAO register is shifted out to device.									
			SWR = 1	Stop condition is generated when data from I2CDAO register is shifted out to an externa									
1	SRD	0		condition. This nd loaded into			r the I	<sup>2</sup> C controller	generates a stop	condition when data is			
			SRD = 0	Stop condition	on is not ge	enerated wi	hen d	lata from SDA	A line is shifted into	the I2CDAI register.			
			SRD = 1	Stop condition	on is gener	ated when	data	from SDA lin	e is shifted into the	e I2CDAI register.			
2	TIE	0	I <sup>2</sup> C transm	nitter empty int	terrupt ena	able							
			TIE = 0	Interrupt disa	abled								
			TIE = 1	Interrupt ena	bled								
3	TXE	1	I <sup>2</sup> C transm it can gene	itter empty. Th erate an interru	nis bit indica upt.	ates that da	ata cai	n be written to	the transmitter. It c	an be used for polling or			
			TXE = 0	Transmitter is	s full. This	bit is cleare	ed wł	hen the MCU	writes a byte to I2	CDAO register.			
			TXE = 1	Transmitter is copied to the			troller	sets this bit w	vhen the content of	f the I2CDAO register is			
4	1/4	0	Bus speed selection										
			1/4 = 0	100-kHz bus	speed								
			1/4 = 1	400-kHz bus	speed								
5	ERR	0	Bus error of MCU.	condition. This	bit is set b	by the hard	lware	when the dev	vice does not resp	ond. It is cleared by the			
	ERR = 0 No bus error												
			ERR = 1	Bus error cor	ndition has	been dete	cted.	Clears when	MCU writes a 1. W	/riting a 0 has no effect.			
6	RIE	0	I <sup>2</sup> C receive	er ready interr	upt enable	;							
			RIE = 0	Interrupt disa									
			RIE = 1	Interrupt ena	bled								
7	RXF	0	I <sup>2</sup> C receive generate a	w data. It can be u	sed for polling or it can								
			RXF = 0	Receiver is e	mpty. This	s bit is clear	red w	hen MCU rea	ads the I2CDAI reg	jister.			
			RXF = 1	Receiver con been loaded				et by the I <sup>2</sup> C c	controller when the	received serial data has			

## 2.10.2 I2CADR: I<sup>2</sup>C Address Register

7	6	5	4	3	2	1	0
A <sub>6</sub>	Α <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BIT	NAME	RESET	FUNCTION				
0	R/W	0	Read/write	Read/write command bit.			
			R/W = 0	R/W = 0 Write operation			
			R/W = 1	Read op	eration		
7–1	A[6:0]	0000000	Seven address bits for device addressing				

This register holds the device address and the read/write command bit.

#### 2.10.3 I2CDAI: I<sup>2</sup>C Data-Input Register

This register holds the received data from an external device.

7	6	5	4	3	2	1	0	_
D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	D <sub>0</sub>	
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O	_
BIT	NAME	RESET	FUNCTION					
7–0	D[7:0]	0	8-bit input data from an I <sup>2</sup> C device					

## 2.10.4 I2CDAO: I<sup>2</sup>C Data-Output Register

This register holds the data to be transmitted to an external device. Writing to this register starts the transfer on the SDA line.

7	6	5	4	3	2	1	0	
D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BIT	NAME	RESET	FUNCTION					
7–0	D[7:0]	0	8-bit output data to an I <sup>2</sup> C device					

## 2.11 Read/Write Operations

#### 2.11.1 Read Operation (Serial EEPROM)

A serial read requires a *dummy* byte write sequence to load in the 16-bit data word address. Once the device address word and data word are clocked out and acknowledged by the device, the MCU starts a current address sequence. The following describes the sequence of events to accomplish this transaction:

#### Device Address + EEPROM [High-byte]

- The MCU sets I2CSTA[SRD] = 0. This prevents the I<sup>2</sup>C controller from generating a stop condition after the content of the I2CDAI register is received.
- The MCU sets I2CSTA[SWR] = 0. This prevents the I<sup>2</sup>C controller from generating a stop condition after the content of the I2CDAO register is transmitted.
- The MCU writes the device address (R/W bit = 0) to the I2CADR register (write operation).
- The MCU writes the high byte of the EEPROM address into the I2CDAO register, starting the transfer on the SDA line.

- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CADR register is transmitted to the EEPROM (preceded by start condition on SDA).
- The content of the I2CDAO register is transmitted to the EEPROM (EEPROM address).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been transmitted.
- No stop condition is generated.

#### EEPROM [Low Byte]

- The MCU writes the low byte of the EEPROM address into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CDAO register is transmitted to the device (EEPROM address).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been transmitted.
- This completes the *dummy* write operation. At this point, the EEPROM address is set and the MCU can perform a single or a sequential read operation.

#### 2.11.2 Current Address Read Operation

Once the EEPROM address is set, the MCU can read a single byte by executing the following steps:

- 1. The MCU sets I2CSTA[SRD] = 1, forcing the I<sup>2</sup>C controller to generate a stop condition after the I2CDAI register is received.
- 2. The MCU writes the device address (R/W bit = 1) to the I2CADR register (read operation).
- 3. The MCU writes a dummy byte to the I2CDAO register, starting the transfer on the SDA line.
- 4. The RXF bit in I2CSTA is cleared.
- 5. The content of the I2CADR register is transmitted to the device, preceded by a start condition on SDA.
- 6. Data from the EEPROM is latched into the I2CDAI register (stop condition is transmitted).
- 7. The RXF bit in I2CSTA is set, and interrupts the MCU, indicating that the data is available.
- 8. The MCU reads the I2CDAI register. This clears the RXF bit (I2CSTA[RXF] = 0).

#### 2.11.3 Sequential Read Operation

Once the EEPROM address is set, the MCU can execute a sequential read operation by executing the following steps (Note: this example illustrates a 32-byte sequential read):

- 1. Device Address
  - The MCU sets I2CSTA[SRD] = 0. This prevents the I<sup>2</sup>C controller from generating a stop condition after the I2CDAI register is received.
  - The MCU writes the device address (R/W bit = 1) to the I2CADR register (read operation).
  - The MCU writes a dummy byte to the I2CDAO register, starting the transfer on the SDA line.
  - The RXF bit in I2CSTA is cleared.
  - The content of the I2CADR register is transmitted to the device (preceded by a start condition on SDA).
- 2. N-Byte Read (31 bytes)
  - Data from the device is latched into the I2CDAI register (stop condition is not transmitted).

- The RXF bit in I2CSTA is set, and interrupts the MCU, indicating that data is available.
- The MCU reads the I2CDAI register, clearing the RXF bit (I2CSTA[RXF] = 0).
- This operation repeats 31 times.
- 3. Last-Byte Read (byte no. 32)
  - The MCU sets I2CSTA[SRD] = 1. This forces the I<sup>2</sup>C controller to generate a stop condition after the I2CDAI register is received.
  - Data from the device is latched into the I2CDAI register (stop condition is transmitted).
  - The RXF bit in I2CSTA is set, and interrupts the MCU, indicating that data is available.
  - The MCU reads the I2CDAI register, clearing the RXF bit (I2CSTA[RXF] = 0).

#### 2.11.4 Write Operation (Serial EEPROM)

The byte write operation involves three phases: 1) device address + EEPROM [high byte] phase, 2) EEPROM [low byte] phase, and 3) EEPROM [DATA]. The following describes the sequence of events to accomplish the byte write transaction:

#### Device Address + EEPROM [High byte]

- The MCU sets I2CSTA[SWR] = 0. This prevents the I<sup>2</sup>C controller from generating a stop condition after the content of the I2CDAO register is transmitted.
- The MCU writes the device address (R/W bit = 0) to the I2CADR register (write operation).
- The MCU writes the high byte of the EEPROM address into the I2CDAO register, starting the transfer on the SDA line.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CADR register is transmitted to the device (preceded by a start condition on SDA).
- The content of the I2CDAO register is transmitted to the device (EEPROM high-address).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been transmitted.

#### EEPROM [Low byte]

- The MCU writes the low byte of the EEPROM address into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CDAO register is transmitted to the device (EEPROM address).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been transmitted.

#### EEPROM [DATA]

- The MCU sets I2CSTA[SWR] = 1. This forces the I<sup>2</sup>C controller to generate a stop condition after the content of the I2CDAO register is transmitted.
- The MCU writes the DATA to be written to the EEPROM into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CDAO register is transmitted to the device (EEPROM data).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been transmitted.
- The I<sup>2</sup>C controller generates a stop condition after the content of the I2CDAO register is transmitted.

#### 2.11.5 Page Write Operation

The page write operation is initiated the same way as byte write, with the exception that a stop condition is not generated after the first EEPROM [DATA] is transmitted. The following describes the sequence of writing 32 bytes in page mode:

#### Device Address + EEPROM [High byte]

- The MCU sets I2CSTA[SWR] = 0. This prevents the I<sup>2</sup>C controller from generating a stop condition after the content of the I2CDAO register is transmitted.
- The MCU writes the device address (R/W bit = 0) to the I2CADR register (write operation).
- The MCU writes the high byte of the EEPROM address into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CADR register is transmitted to the device (preceded by a start condition on SDA).
- The content of the I2CDAO register is transmitted to the device (EEPROM address).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been sent.

#### EEPROM [Low byte]

- The MCU writes the low-byte of the EEPROM address into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CDAO register is transmitted to the device (EEPROM address).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been sent.

#### 31 Bytes EEPROM [DATA]

- The MCU writes the DATA to be written to the EEPROM into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CDAO register is transmitted to the device (EEPROM data).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been sent.
- This operation repeats 31 times.

#### Last Byte EEPROM [DATA]

- The MCU sets I2CSTA[SWR] = 1. This forces the I<sup>2</sup>C controller to generate a stop condition after the content of the I2CDAO register is transmitted.
- The MCU writes the last DATA byte to be written to the EEPROM into the I2CDAO register.
- The TXE bit in I2CSTA is cleared, indicating busy.
- The content of the I2CDAO register is transmitted to the EEPROM (EEPROM data).
- The TXE bit in I2CSTA is set, and interrupts the MCU, indicating that the I2CDAO register has been sent.
- The I<sup>2</sup>C controller generates a stop condition after the content of the I2CDAO register is transmitted.

# **3 Electrical Specifications**

# 3.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	–0.5 V to 4 V
Input voltage, V <sub>1</sub>	
Output voltage, V <sub>O</sub>	
Input clamp current, I <sub>IK</sub>	±20 mA
Output clamp current, I <sub>OK</sub>	±20 mA
Storage temperature	

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 3.2 Commercial Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
VCC	Supply voltage	3	3.3	3.6	V
VI	Input voltage	0		VCC	V
VIH	High-level input voltage	2		VCC	V
VIL	Low-level input voltage	0		0.8	V
TA	Operating temperature	0		70	°C

# 3.3 Electrical Characteristics, $T_A = 25^{\circ}C$ , $V_{CC} = 3.3 V \pm 0.3 V$ , GND = 0 V

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -4 mA	V <sub>CC</sub> -0.5			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.5	V
V <sub>IT+</sub>	Positive input threshold voltage	$V_I = V_{IH}$			2	V
V <sub>IT</sub> _	Negative input threshold voltage	$V_{I} = V_{IL}$	0.8			V
V <sub>hys</sub>	Hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –)	$V_I = V_{IH}$		1		V
IIН	High-level input current	$V_I = V_{IH}$			±1	μA
۱ <sub>IL</sub>	Low-level input current	$V_{I} = V_{IL}$			±1	μA
I <sub>OZ</sub>	Output leakage current (Hi-Z)	$V_I = V_{CC} \text{ or } V_{SS}$			10	μA
Cl	Input capacitance			5		pF
CO	Output capacitance			7		pF
ICC	Quiescent			25	45	mA
ICCx	Suspend			45		μΑ
I <sub>CCx</sub> 1.8	Suspend 1.8 VDD				1	μA

# **4** Application

# 4.1 Keyboard Section

Table 4–1 outlines the GPIO assignment for the switch-matrix scanning and for keyboard LED drive. Figure 4–1 illustrates the port-3 pins that are assigned to drive the four keyboard LEDs. As shown, P3[5:2] can sink up to 12 mA (open-drain output) on each pin. Figure 4–2 illustrates the 18 outputs (open-drain) and the 8 inputs (internal pullups) that are used for the switch-matrix scanning. Figure 4–3 illustrates the partial connection bus power mode. Figure 4–4 shows the USB upstream connection, and Figure 4–5 illustrates the downstream connection (only one port shown).

GPIO	I/O	
P0[7:0]	0	8-bit matrix-scan outputs
P1[7:0]	0	8-bit matrix-scan outputs
P3.6	0	1-bit matrix-scan output
P3.7	0	1-bit matrix-scan output
P2[7:0]	I.	8-bit matrix-scan inputs
P3.2	0	Keyboard LED-1
P3.3	0	Keyboard LED-2
P3.4	0	Keyboard LED-3
P3.5	0	Keyboard LED-4
P3.0	I/O	GPIO (Not used for keyboard)
P3.1	I/O	GPIO (Not used for keyboard)

Table 4–1. GPIO Assignment for Matrix Scan and LED Drive




Figure 4–1. Keyboard LED Connection




Figure 4–2. Keyboard Matrix Scan Connection




Figure 4–3. Partial Connection Bus Power Mode




Figure 4–4. Upstream Connection (a) Non-Switching Power Mode (b) Switching Power Mode





Figure 4–5. Downstream Connection – Only One Port Shown

## 4.2 Reset Timing


There are two requirements for the reset signal timing. First, the reset window should be between 100  $\mu$ s and 10 ms. At power up, this time is measured from the time the power ramps up to 90% of the nominal V<sub>CC</sub> until the reset signal goes high (above 1.2 V). The second requirement is that the clock has to be valid during the last 60  $\mu$ s of the reset window. These two requirements are depicted in Figure 4–6. Notice that when using a 12-MHz crystal or the 48-MHz oscillator, the clock signal may take several milliseconds to ramp up and become valid after power up. Therefore, the reset window may need to be elongated up to 10 ms to ensure that there is a 60  $\mu$ s overlap with a valid clock.



# 5 Mechanical Data

PM (S-PQFP-G64)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.