



8-CHANNEL HALF-DUPLEX M-LVDS LINE TRANSCEIVERS

FEATURES

- Low-Voltage Differential 30-Ω to 55-Ω Line Drivers and Receivers for Signaling Rates⁽¹⁾ Up to 250 Mbps; Clock Frequencies Up to 125 MHz
- Meets or Exceeds the M-LVDS Standard TIA/EIA-899 for Multipoint Data Interchange
- Power Up/Down Glitch Free
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With 2 V of Ground Noise
- Bus Pins High Impedance When Driver Disabled or V_{CC} ≤ 1.5 V
- Independent Enables for each Driver
- Bus Pin ESD Protection Exceeds 8 kV
- Packaged in 64-Pin TSSOP (DGG)

APPLICATIONS

- Parallel Multipoint Data and Clock Transmission Via Backplanes and Cables
- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Cellular Base Stations
- Central-Office Switches
- Network Switches and Routers

DESCRIPTION


The SN65MLVD080 and SN65MLVD082 provide eight half-duplex transceivers for transmitting and receiving Multipoint-Low-Voltage Differential Signals in full compliance with the TIA/EIA-899 (M-LVDS) standard, which are optimized to operate at signaling rates up to 250 Mbps. The driver outputs have been designed to support

multipoint buses presenting loads as low as $30-\Omega$ and incorporates controlled transition times to allow for stubs off of the backbone transmission line.

The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers (SN65MLVD080) have thresholds centered about zero with 25 mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers (SN65MLVD082) implement a failsafe by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns, complying with the M-LVDS standard to provide operation at 250 Mbps while also accommodating stubs on the bus. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges. The M-LVDS standard allows for 32 nodes on the bus providing a high-speed replacement for RS-485 where lower common-mode can be tolerated or when higher signaling rates are needed.

The driver logic inputs and the receiver logic outputs are on separate pins rather than tied together as in some transceiver designs. The drivers have separate enables (DE) and the receivers are enabled globally through ($\overline{\text{RE}}$). This arrangement of separate logic inputs, logic outputs, and enable pins allows for a listen-while-talking operation. The devices are characterized for operation from -40°C to 85°C .

LOGIC DIAGRAM (POSITIVE LOGIC)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

(1) The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	RECEIVER TYPE	PACKAGE MARKING	PACKAGE/CARRIER
SN65MLVD080DGG	Type 1	MLVD080	64-Pin TSSOP/Tube
SM65MLVD080DGGR	Type 1	MLVD080	64-Pin TSSOP/Tape and Reeled
SN65MLVD082DGG	Type 2	MLVD082	64-Pin TSSOP/Tube
SM65MLVD082DGGR	Type 2	MLVD082	64-Pin TSSOP/Tape and Reeled

PACKAGE DISSIPATION RATINGS

PACKAGE	PCB JEDEC STANDARD	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
DGG	Low-K(2)	1204.7 mW	10.5 mW/°C	576 mW
DGG	High-K ⁽³⁾	1839.4 mW	16.0 mW/°C	880 mw

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

THERMAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Junction-to-board thermal resistance, ΘJB			41.08		°C/W
Junction-to-case thermal resistance, Θ _{JC}			6.78		°C/W
	$V_{CC} = 3.3 \text{ V}$, DE = V_{CC} , $\overline{\text{RE}}$ = GND, C_L = 15 pF, R_L = 50 Ω , 250 Mbps random data on each input		477		
Device power dissipation	V_{CC} = 3.6 V, DE = V_{CC} , \overline{RE} = GND, C_L = 15 pF, R_L = 50 Ω , 250 Mbps data on one input and 125 MHz clock on the others			854(1)	mW

⁽¹⁾ When all channels are running at a 125-MHz clock frequency, a 250 lfm is required for a low-K board, and 150 lfm is required for a high-K board. In such applications, a TI 1:8 or dual 1:4 M-LVDS buffer is highly recommended, SN65MLVD128 or SN65MLVD129, to fan out clock signals in multiple paths.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			SN65MLVD080, 082
Supply voltage range(2),	√cc		–0.5 V to 4 V
	D, DE, RE		–0.5 V to 4 V
Input voltage range	A, B		–1.8 V to 4 V
0.4	R		-0.3 V to 4 V
Output voltage range	A, or B		–1.8 V to 4 V
	11	A, B	±8 kV
Electrostatic discharge	Human Body Model(3)	All pins	±2 kV
	Charged-Device Model(4)	All pins	±1500 V
Continuous power dissipa	tion		See Dissipation Rating Table
Storage temperature rang	е		−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.

⁽³⁾ In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A.

⁽⁴⁾ Tested in accordance with JEDEC Standard 22, Test Method C101.

SN65MLVD080



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, VIH	2		VCC	V
Low-level input voltage, V _{IL}	GND		8.0	V
Voltage at any bus terminal V _A or V _B	-1.4		3.8	V
Magnitude of differential input voltage, V _{ID}	0.05		Vcc	V
Operating free-air temperature, T _A	-40		85	°C
Maximum junction temperature			140	°C

DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
		Driver only	RE and DE at V_{CC} , $R_L = 50 \Omega$, All others open		110	140	
		Both disabled	\overline{RE} at V_{CC} , DE at 0 V, R_L = No Load, All others open		5	8	
ICC	Supply current	Both enabled	RE at 0 V, DE at V _{CC} , R _L = 50 Ω , C _L = 15 pF, All others open		140	180	mA
		Receiver only	RE at 0 V, DE at 0 V, C _L = 15 pF, All others open		38	50	

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN(1)	TYP(2)	MAX	UNIT
IV _{AB} I	Differential output voltage magnitude (A, B)		480		650	mV
ΔIVABI	Change in differential output voltage magnitude between logic states (A, B)	See Figure 2	-50		50	mV
Vos(ss)	Steady-state common-mode output voltage (A, B)		0.8		1.2	V
$\Delta V_{OS(SS)}$	Change in steady-state common-mode output voltage between logic states (A, B)	See Figure 3	-50		50	mV
VOS(PP)	Peak-to-peak common-mode output voltage (A, B)				150	mV
V _A (OC)	Maximum steady-state open-circuit output voltage (A, B)	Coo Firming 7	0		2.4	V
V _{B(OC)}	Maximum steady-state open-circuit output voltage (A, B)	See Figure 7	0		2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output (A, B)	0 5' 5		1.2	Vss	V
V _{P(L)}	Voltage overshoot, high-to-low level output (A, B)	See Figure 5	-0.2 V _{SS}			V
IН	High-level input current (D, DE)	V _{IH} = 2 V to V _{CC}			10	μΑ
I _{IL}	Low-level input current (D, DE)	V _{IL} = GND to 0.8 V			10	μΑ
IIOS	Differential short-circuit output current magnitude (A, B)	See Figure 4			24	mA
Ci	Input capacitance (D, DE)	$V_I = 0.4 \sin(30E6\pi t) + 0.5 V, (3)$		5		pF

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

⁽²⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽³⁾ HP4194A impedance analyzer (or equivalent)



RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT	
\/	Positive-going differential input voltage	Type 1				50	\/
V _{IT+}	threshold (A, B)	Type 2				150	mV
\/	Negative-going differential input voltage	Type 1	See Figure 9 and Table 1 and	-50			\/
VIT-	/IT- threshold (A, B)		Table 2	50			mV
.,	Differential input voltage hysteresis,	Type 1			25		>/
VHYS	$(V_{IT+} - V_{IT})$ (A, B)	Type 2			0		mV
Vон	High-level output voltage (R)		I _{OH} = -8 mA	2.4			V
VOL	Low-level output voltage (R)		I _{OL} = 8 mA			0.4	V
lін	High-level input current (RE)		V _{IH} = 2 V to V _{CC}	-10			μΑ
IIL	Low-level input current (RE)		V _{IL} = GND to 0.8 V	-10			μΑ
loz	High-impedance output current (R)		VO = 0 V or VCC	-10		15	μΑ

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

BUS INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER		TE	ST CONDITIONS	MIN	TYP(1)	MAX	UNIT
		V _A = 3.8 V,	V _B = 1.2 V,	0		32	
IA	Receiver or transceiver with driver disabled input current	$V_A = 0 \text{ V or } 2.4 \text{ V},$	V _B = 1.2 V	-20		20	μΑ
	disabled input current	$V_A = -1.4 V$,	V _B = 1.2 V	-32		0	
		$V_B = 3.8 V$,	V _A = 1.2 V	0		32	
lΒ	Receiver or transceiver with driver disabled input current	$V_B = 0 \text{ V or } 2.4 \text{ V},$	V _A = 1.2 V	-20		20	μΑ
	disabled input current	$V_B = -1.4 V$,	V _A = 1.2 V	-32		0	
I _{AB}	Receiver or transceiver with driver disabled differential input current $(I_A - I_B)$	V _A = V _B ,	$-1.4 \le V_A \le 3.8 \text{ V}$	-4		4	μА
		$V_A = 3.8 V$,	$V_B = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	0		32	
I _A (OFF)	Receiver or transceiver power-off input current	$V_A = 0 \text{ V or } 2.4 \text{ V},$	$V_B = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	-20		20	μΑ
	curent	$V_A = -1.4 V$,	$V_B = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	-32		0	
		$V_B = 3.8 V$,	$V_A = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	0		32	
I _B (OFF)	Receiver or transceiver power-off input current	$V_B = 0 \text{ V or } 2.4 \text{ V},$	$V_A = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	-20		20	μΑ
	curent	$V_B = -1.4 V$,	$V_A = 1.2 \text{ V}, 0 \text{ V} \le V_{CC} \le 1.5 \text{ V}$	-32		0	
I _{AB(OFF)}	Receiver input or transceiver power-off differential input current (IA(off) - IB(off))	$V_A = V_B$, $0 \text{ V} \leq V_{C0}$	$_{C} \le 1.5 \text{ V}, -1.4 \le \text{V}_{A} \le 3.8 \text{ V}$	-4		4	μΑ
CA	Transceiver with driver disabled input capacitance	V _A = 0.4 sin (30E6)	$\pi t) + 0.5 V^{(2)}, V_B = 1.2 V$		5		pF
CB	Transceiver with driver disabled input capacitance	V _B = 0.4 sin (30E6	$\pi t) + 0.5V(2), V_A = 1.2 V$		5		pF
C _{AB}	Transceiver with driver disabled differential input capacitance	V _{AB} = 0.4 sin (30E)	6πt)V (2)			3	pF
C _{A/B}	Transceiver with driver disabled input capacitance balance, (C _A /C _B)			0.99		1.01	

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

4

⁽²⁾ HP4194A impedance analyzer (or equivalent)

SN65MLVD080 SN65MLVD082



DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
^t pLH	Propagation delay time, low-to-high-level output		1	1.5	2.4	ns
^t pHL	Propagation delay time, high-to-low-level output		1	1.5	2.4	ns
t _r	Differential output signal rise time		1		2	ns
tf	Differential output signal fall time	See Figure 5	1		2	ns
tsk(o)	Output skew				350	ps
t _{sk(p)}	Pulse skew (tpHL - tpLH)			0	150	ps
tsk(pp)	Part-to-part skew				600	ps
tjit(per)	Period jitter, rms (1 standard deviation) (2)	400 MHz alsol (2004/3)			4	ps
tjit(c-c)	Cycle-to-cycle jitter, rms	100 MHz clock input ⁽³⁾			45	ps
tjit(det)	Deterministic jitter	000 Min = 015 A PPPO in = (4)			150	ps
tjit(pp)	Peak-to-peak jitter(2)(5)	200 Mbps 2 ¹⁵ –1 PRBS input(4)			190	ps
^t pZH	Enable time, high-impedance-to-high-level output				7	ns
tpZL	Enable time, high-impedance-to-low-level output	0 5			7	ns
t _{pHZ}	Disable time, high-level-to-high-impedance output	See Figure 6			7	ns
tpLZ	Disable time, low-level-to-high-impedance output				7	ns

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽²⁾ Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers. (3) $t_r = t_f = 0.5$ ns (10% to 90%), measured over 30 k samples. (4) $t_r = t_f = 0.5$ ns (10% to 90%), measured over 100 k samples. (5) Peak-to-peak jitter includes jitter due to pulse skew ($t_{sk(p)}$).



RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT
^t pLH	Propagation delay time, low-to-high-level output			2	4	6	ns
t _{pHL}	Propagation delay time, high-to-low-level output			2	4	6	ns
t _r	Output signal rise time			1		2.3	ns
tf	Output signal fall time		C _L = 15 pF, See Figure 10	1		2.3	ns
tsk(o)	Output skew					350	ps
tsk(p)	Pulse skew (tpHL - tpLH)				50	350	ps
tsk(pp)	Part-to-part skew ⁽²⁾					1	ns
tjit(per)	Period jitter, rms (1 standard deviation) (3)		400 1411 1 1 1 (4)			7	ps
tjit(c-c)	Cycle-to-cycle jitter, rms		100 MHz clock input ⁽⁴⁾			110	ps
	Data-ministic litter	Type 1				550	ps
^t jit(det)	Deterministic jitter	Type 2	200 Mbps 2 ¹⁵ –1 PRBS input(5)			480	ps
4	Peak-to-peak jitter(3)(6)	Type 1	200 Mbps 210=1 PRB5 Input(0)			720	ps
^t jit(pp)	геак-то-реак Jitter (СУССУ)	Type 2				660	ps
^t pZH	Enable time, high-impedance-to-high-level output					30	ns
^t pZL	Enable time, high-impedance-to-low-level output		C: 45 nF Con Figure 44			30	ns
^t pHZ	Disable time, high-level-to-high-impedance output	•	C _L = 15 pF, See Figure 11		•	18	ns
t _{pLZ}	Disable time, low-level-to-high-impedance output					28	ns

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply voltage.

⁽²⁾ HP4194A impedance analyzer (or equivalent)

⁽³⁾ Jitter is ensured by design and characterization. Stimulus jitter has been subtracted from the numbers.

⁽⁴⁾ $V_{ID} = 200 \text{ mV}_{pp}$ ('080), $V_{ID} = 400 \text{ mV}_{pp}$ ('082), $V_{cm} = 1 \text{ V}$, $V_{tr} = V_{tr} = 0.5 \text{ ns}$ (10% to 90%), measured over 30 k samples. (5) $V_{ID} = 200 \text{ mV}_{pp}$ ('080), $V_{ID} = 400 \text{ mV}_{pp}$ ('082), $V_{cm} = 1 \text{ V}$, $V_{tr} = V_{tr} = 0.5 \text{ ns}$ (10% to 90%), measured over 100 k samples. (6) Peak-to-peak jitter includes jitter due to pulse skew ($V_{tr} = V_{tr} = V_{tr} = 0.5 \text{ ns}$ (10% to 90%), measured over 100 k samples.



PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Voltage and Current Definitions



NOTE: All resistors are 1% tolerance.

Figure 2. Differential Output Voltage Test Circuit



- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, pulse frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
 - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 and R2 are metal film, surface mount, $\pm 1\%$, and located within 2 cm of the D.U.T.
 - D. The measurement of VOS(PP) is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage






Figure 4. Driver Short-Circuit Test Circuit





- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
 - B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
 - B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are ±20%.
 - C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions







Figure 7. Maximum Steady State Output Voltage



NOTES:A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.

- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 \pm 1% duty cycle clock input.
- D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2¹⁵–1 PRBS input.

Figure 8. Driver Jitter Measurement Waveforms




Figure 9. Receiver Voltage and Current Definitions



Table 1. Type-1 Receiver Input Threshold Test Voltages


APPLIED V	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT
VIA	V _{IB}	v_{ID}	V _{IC}	OUTPUT
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.400	3.350	0.050	3.375	Н
3.350	3.400	-0.050	3.375	L
-1.350	-1.400	0.050	-1.375	Н
-1.400	-1.350	-0.050	-1.375	L

NOTE: H= high level, L = low level, output state assumes receiver is enabled ($\overline{RE} = L$)

Table 2. Type-2 Receiver Input Threshold Test Voltages

APPLIED V	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	RECEIVER OUTPUT
VIA	V_{IB}	v_{ID}	V _{IC}	OUTPUT
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.400	3.250	0.150	3.325	Н
3.400	3.350	0.050	3.375	L
-1.250	-1.400	0.150	-1.325	Н
-1.350	-1.400	0.050	-1.375	L

NOTE: H= high level, L = low level, output state assumes receiver is enabled ($\overline{RE} = L$)




NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$. C_L is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T. B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 10. Receiver Timing Test Circuit and Waveforms

SN65MLVD080






- NOTES:A. All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, frequency = 1 MHz, duty cycle = $50 \pm 5\%$.
 - B. R_L is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
 - C. C_L is the instrumentation and fixture capacitance within 2 cm of the DUT and ±20%. The measurement is made on test equipment with a –3 dB bandwidth of at least 1 GHz.

Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms





NOTES:A. All input pulses are supplied by an Agilent 8304A Stimulus System with plug-in TBD.

- B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
- C. Period jitter and cycle-to-cycle jitter are measured using a 100 MHz 50 ±1% duty cycle clock input.
- D. Peak-to-peak jitter and deterministic jitter are measured using a 200 Mbps 2¹⁵–1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms

Terminal Functions

PIN		TVDE	DECORIDATION
NAME	NO.	TYPE	DESCRIPTION
1D – 8D	58, 57, 52, 51, 46, 45, 40, 39	Input	Data inputs for drivers
1R – 8R	59, 56, 53, 50, 47, 44, 41, 38	Output	Data output for receivers
1A – 8A	6, 8, 12, 14, 18, 20, 24, 26	Bus I/O	M-LVDS bus noninverting input/output
1B – 8B	7, 9, 13, 15, 19, 21, 25, 27	Bus I/O	M-LVDS bus inverting input/output
GND	10, 16, 22, 28, 36, 37, 43, 49, 55, 62, 63, 64	Power	Circuit ground
VCC	5, 11, 17, 23, 34, 35, 42, 48, 54, 60, 61	Power	Supply voltage
RE	33	Input	Receiver enable, active low, enables all receivers
1DE – 8DE	1, 2, 3, 4, 29, 30, 31, 32	Input	Driver enable, active high, individual enables



PIN ASSIGNMENTS

DGG PACKAGE (TOP VIEW)			
1DE			GND GND GND VCC 11 1D 2D 2R GND VCC 3R GND VCC 11 5R GND VCC 11 7D SR GND VCC TRE
		_/	,



DEVICE FUNCTION TABLE

RECEIVER (080)

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
V _{ID} ≥ 50 mV	L	Н
$-50 \text{ mV} < \text{V}_{ID} < 50 \text{ mV}$	L	?
$V_{ID} \le -50 \text{ mV}$	L	L
X	Н	Z
X	Open	Z
Open Circuit	L	?

RECEIVER	(082)
INPUTS	


INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
V _{ID} ≥ 150 mV	L	Н
50 mV < V _{ID} < 150 mV	L	?
$V_{ID} \le 50 \text{ mV}$	L	L
X	Н	Z
X	Open	Z
Open Circuit	L	L


DRIVERS

INPUT	ENABLE	OUTF	UTS
D	DE	A OR Y	B OR Z
L	Н	L	Н
Н	Н	Н	L
OPEN	Н	L	Н
Х	OPEN	Z	Z
Х	L	Z	Z

H = high level, L = low level, Z = high impedance, X = Don't care, ? = indeterminate

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





SUPPLY CURRENT



TYPICAL CHARACTERISTICS




Figure 13




Figure 15




Figure 14





Figure 16








Figure 17

DRIVER PROPAGATION DELAY

FREE-AIR TEMPERATURE

2.5

-50

-30

-10

 $V_{CC} = 3.3 V,$

 $T_A = 25^{\circ}C$,

Figure 18

T_A – Free-Air Temperature – °C

10

30

70

90

RECEIVER TYPE-1 PROPAGATION DELAY vs




Figure 19

RECEIVER TYPE-2 PROPAGATION DELAY vs FREE-AIR TEMPERATURE





Figure 20





TYPE-2 RECEIVER TRANSITION TIME VS FREE-AIR TEMPERATURE 2.5 V_{CC} = 3.3 V, V_{IC} = 1 V, |V_{ID}| = 400 mV, f = 1 MHz 1.7 t_f 1.3 0.9

Figure 23

 T_A – Free-Air Temperature – $^{\circ}C$

10

30

50

70

90

0.5 -50

-30

-10

TYPE-1 RECEIVER TRANSITION TIME vs FREE-AIR TEMPERATURE




Figure 22

ADDED RECEIVER TYPE-1 PERIOD JITTER





Figure 24

Added Receiver Type-2 Period Jitter - ps



ADDED RECEIVER TYPE-2 PERIOD JITTER



ADDED DRIVER PERIOD JITTER
vs





Figure 25

Figure 26

ADDED RECEIVER TYPE-1 CYCLE-TO-CYCLE JITTER



ADDED RECEIVER TYPE-2 CYCLE-TO-CYCLE JITTER




Figure 27

Figure 28



ADDED DRIVER CYCLE-TO-CYCLE JITTER




Figure 29

ADDED RECEIVER TYPE-1 DETERMINISTIC JITTER vs DATA RATE




Figure 30

ADDED RECEIVER TYPE-2 DETERMINISTIC JITTER




Figure 31

ADDED RECEIVER TYPE-1 PEAK-TO-PEAK JITTER




Figure 32



ADDED RECEIVER TYPE-2 PEAK-TO-PEAK JITTER vs




Figure 33

ADDED DRIVER PEAK-TO-PEAK JITTER vs DATA RATE




Figure 34




Figure 35

RECEIVER OUTPUT EYE PATTERN 200 Mbps, 2^{15} –1 PRBS, V_{CC} = 3.3 V, $|V_{ID}|$ = 200 mV, V_{IC} = 1 V




Figure 36



APPLICATION INFORMATION

SOURCE SYNCHRONOUS SYSTEM CLOCK (SSSC)

There are two approaches to transmit data in a synchronous system: centralized synchronous system clock (CSSC) and source synchronous system clock (SSSC). CSSC systems synchronize data transmission between different modules using a clock signal from a centralized source. The key requirement for a CSSC system is for data transmission and reception to complete during a single clock cycle. The maximum operating frequency is the inverse of the shortest clock cycle for which valid data transmission and reception can be ensured. SSSC systems achieve higher operating frequencies by sending clock and data signals together to eliminate the flight time on the transmission media, backplane, or cables. In SSSC systems, the maximum operating frequency is limited by the cumulated skews that can exist between clock and data. The absolute flight time of data on the backplane does not provide a limitation on the operating frequency as it does with CSSC.

The SN65MLVD082 can be designed for interfacing the data and clock to support source synchronous system clock (SSSC) operation. It is specified for transmitting data up to 250 Mbps and clock frequencies up to 125 MHz. The figure below shows an example of a SSSC architecture supported by M-LVDS transceivers. The SN65MLVD206, a single channel transceiver, transmits the main system clock between modules. A retiming unit is then applied to the main system clock to generate a local clock for subsystem synchronization processing. System operating data (or control) and subsystem clock signals are generated from the data processing unit, such as a microprocessor, FPGA, or ASIC, on module 1, and sent to slave modules through the SN65MLVD082. Such design configurations are common while transmitting parallel control data over the backplane with a higher SSSC subsystem clock frequency. The subsystem clock frequency is aligned with the operating frequencies of the data processing unit to synchronize data transmission between different units.




Figure 37. Using Differential M-LVDS to Perform Source Synchronous System Clock Distribution



The maximum SSSC frequencies in a transparent mode can be calculated with the following equation:

$$f_{\text{max(clk)}} \le 1/[t_{\text{sk(o)}}]$$
 Source + $t_{\text{sk(p-p)}}$ DRVR + $t_{\text{sk(flight)}}$ BP + $t_{\text{sk(p-p)}}$ RCVR

Setup time and hold time on the receiver side are decided by the data processing unit, FPGA, or ASIC in this example. By considering data passes through the transceiver only, the general calculation result is 238 MHz when using the following data:

$t_{sk(o)Source} = 2.0 \text{ ns}$	Output skew of data processing unit; any skew between data bits, or clock and data bits
$t_{sk(p-p)DRVR} = 0.6 \text{ ns}$	Driver part-to-part skew of the SN65MLVD082
$t_{sk(flight)BP} = 0.4 \text{ ns}$	Skew of propagation delay on the backplane between data and clock
$t_{sk(p-p)RCVR} = 1.0 \text{ ns}$	Receiver part-to-part skew of the SN65MLVD082

The 238-MHz maximum operating speed calculated above was determined based on data and clock skews only. Another important consideration when calculating the maximum operating speed is output transition time. Transition-time-limited operating speed can be calculated from the following formula:

$$f = 45\% \times \frac{1}{2 \times t_{transition}}$$

Using the typical transition time of the SN65MLVD082 of 1.4 ns, a transition-time-limited operating frequency of 170 MHz can be supported.

In addition to the high operating frequencies of SSSC that can be ensured, the SN65MLVD082 presents other benefits as other M-LVDS bus transceivers can provide:

- Robust system operation due to common mode noise cancellation using a low voltage differential receiver
- Low EMI radiation noise due to differential signaling improves signal integrity through the backplane
- A singly terminated transmission line is easy to design and implement
- Low power consumption in both active and idle modes minimizes thermal concerns on each module

In dense backplane design, these benefits are important for improving the performance of the whole system.

A similar result can be achieved with the SN65MLVD080.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated