

FAN7310

LCD Back Light Inverter Drive IC

Features

- High Efficiency Single Stage Power Conversion
- Wide Input Voltage Range 5V to 24V
- Back Light Lamp Ballast and Soft Dimming
- Reduce External Components
- Precision Voltage Reference Trimmed to 2%
- ZVS full-bridge topology
- Soft Start
- PWM Control at fixed frequency
- Analog and Burst Dimming Function
- Synchronizable Switching Frequency With An External Signal
- Open Lamp Protection
- Open Lamp Regulation
- 20 Pin SSOP


Description

The FAN7310 provides all the control functions for a series parallel resonant converter and also contains a pulse width modulation (PWM) controller to develop a supply voltage. Typical operating frequency range is between 30kHz and 250kHz depending on the CCFL and the transformer's characteristics.


The FAN7310 has a patent-pending on new phase-shift control.



Internal Block Diagram



Pin Assignments



Pin Definitions

No	Name	Function Description	No	Name	Function Description
1	OLP	Open Lamp Protection	11	BCT	Burst Dimming Timing Capacitor
2	OLR	Open Lamp Regulation	12	RT	Timing Resistor
3	ENA	Enable Input	13	CT	Timing Capacitor
4	S_S	Soft Start	14	OUTD	NMOSFET Drive Output D
5	GND	Analog Ground	15	OUTC	PMOSFET Drive Output C
6	REF	2.5V Reference Voltage	16	PGND	Power Ground
7	ADIM	Analog Dimming Input	17	VIN	Supply Voltage
8	BDIM	Burst Dimming Input	18	OUTA	PMOSFET Drive Output A
9	EA_IN	Error Amplifier Input	19	OUTB	NMOSFET Drive Output B
10	EA_OUT	Error Amplifier Output	20	SYNC	Synchronization Input/Output

Absolute Maximum Ratings

For typical values $T_a=25^{\circ}\text{C}$, $V_{cc}=12\text{V}$ and for min/max values T_a is the operating ambient temperature range with $-25^{\circ}\text{C} \leq T_a \leq 85^{\circ}\text{C}$ and $5\text{V} \leq V_{cc} \leq 24\text{V}$, unless otherwise specified.

Characteristics	Symbol	Value	Unit
Supply Voltage	V_{CC}	5 ~ 24	V
Operating Temperature Range	T_{opr}	-25 ~ 85	$^{\circ}\text{C}$
Storage Temperature Range	T_{stg}	-65 ~ 150	$^{\circ}\text{C}$
Thermal Resistance Junction-Air (Note1,2)	$R_{\theta JA}$	112	$^{\circ}\text{C}/\text{W}$
Power Dissipation	P_d	1.1	W

Note:

1. Thermal resistance test board
Size: 76.2mm * 114.3mm * 1.6mm(1S0P)
JEDEC standard: JESD51-3, JESD51-7
2. Assume no ambient airflow

Electrical Characteristics

For typical values $T_a=25^{\circ}\text{C}$, $V_{CC}=12\text{V}$ and for min/max values T_a is the operating ambient temperature range with $-25^{\circ}\text{C} \leq T_a \leq 85^{\circ}\text{C}$ and $5\text{V} \leq V_{CC} \leq 24\text{V}$, unless otherwise specified.

Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit
REFERENCE SECTION						
Line Regulation	ΔV_{ref}	$5 \leq V_{CC} \leq 24\text{V}$	-	2	25	mV
2.5V Regulation Voltage	V_{25}	-	2.45	2.5	2.55	V
OSCILLATOR SECTION(MAIN)						
Oscillation Frequency	f_{osc}	$T_a = 25^{\circ}\text{C}$, $C_t = 270\text{pF}$ $R_t = 18\text{k}$	108	115	122	kHz
		$C_t = 270\text{pF}$, $R_t = 18\text{k}$	106	115	124	
CT High Voltage	V_{cth}	-	-	2.0	-	V
CT Low Voltage	V_{ctl}	-	-	0.5	-	V
OSCILLATOR SECTION(BURST)						
Oscillation Frequency	f_{osc}	$C_{tb} = 10\text{nF}$, $R_t=18\text{k}$	195	225	255	Hz
BCT High Voltage	V_{bcth}	-	-	2	-	V
BCT Low Voltage	V_{bctl}	-	-	0.5	-	V
ERROR AMP SECTION						
Open Loop Gain			-	80	-	dB
Unit Gain Bandwidth			-	1.5	-	MHz
Feedback Output High Voltage	V_{eh}	$EA_IN = 0\text{V}$	-	2.5	-	V
Output Sink Current	I_{sin}	$EA_OUT = 1.5\text{V}$	-	-	-1	mA
Output Source Current	I_{sur}	$EA_OUT = 1.5\text{V}$	1	-	-	mA
EA_IN Driving Current On OLR	I_{olr}		75	105	135	uA
EA_IN Driving Current On Burst Dimming	I_{burst}		61	85	109	uA
Feedback High Voltage On Burst Dimming	V_{fbh}	$R(EA_IN) = 60\text{k}\Omega$	$V_a+0.1$	$V_a+0.4$	$V_a+0.7$	V
SOFT START SECTION						
Soft Start Current	I_{ss}	$S_S=2\text{V}$	4	6	8	uA
Soft Start Clamping Voltage	V_{ssh}	-	-	5	-	V
PROTECTION SECTION						
Open Lamp Protection Voltage	V_{olp}	-	1.75	2	2.25	V
Open Lamp Regulation Voltage	V_{olr}	-	1.75	2	2.25	V
Open Lamp Protection Charging Current	I_{olp}		0.7	1.4	2.1	
UNDER VOLTAGE LOCK OUT SECTION						
Start Threshold Voltage	V_{th}	-	-	-	5	V
Start Up Current	I_{st}	$V_{CC} = V_{th}-0.2$	-	130	-	uA
Operating Supply Current	I_{op}	$V_{CC} = 12\text{V}$	-	1.5	-	mA
Stand-by Current	I_{sb}	$V_{CC} = 12\text{V}$	-	200	-	uA
ON/OFF SECTION						
On State Input Voltage	V_{on}	-	2	-	5	V
Off Stage Input Voltage	V_{off}	-	-	-	0.7	

Electrical Characteristics (Continued)

For typical values $T_a=25^{\circ}\text{C}$, $V_{cc}=12\text{V}$ and for min/max values T_a is the operating ambient temperature range with $-25^{\circ}\text{C} \leq T_a \leq 85^{\circ}\text{C}$ and $5\text{V} \leq V_{cc} \leq 24\text{V}$, unless otherwise specified.


Characteristics	Symbol	Test Condition	Min.	Typ.	Max.	Unit
OUTPUT SECTION						
PMOS Gate High Voltage	Vpdhv	$V_{CC} = 12\text{V}$	-	V_{CC}	-	V
PMOS Gate Low Voltage	Vphlv	$V_{CC} = 12\text{V}$	$V_{CC}-10.5$	$V_{CC}-8.5$	$V_{CC}-6$	
NMOS Gate Drive Volgate	Vndhv	$V_{CC} = 12\text{V}$	6	8.5	10.5	V
NMOS Gate Drive Volgate	Vndhv	$V_{CC} = 12\text{V}$	-	0	-	
PMOS Gate Voltage With UVLO Activated	Vpuv	$V_{CC} = V_{th}-0.2$	$V_{CC}-0.3$	-	-	V
NMOS Gate Voltage With UVLO Activated	Vnuv	$V_{CC} = V_{th}-0.2$	-	-	0.3	V
Rising Time	Tr	$V_{CC} = 12\text{V}$	-	200	500	ns
Falling Time	Tf	$V_{CC} = 12\text{V}$	-	200	500	ns
MAX./MIN OVERLAP						
Min. Overlap between diagonal switches		fosc=100KHz	-	0	-	%
Max. Overlap betwwen diagonal switches		fosc=100KHz	-	100	-	%
DELAY TIME						
PDR_A/NDR_B		Rt=18k	-	450	-	ns
PDR_C/NDR_D		Rt=18k	-	450	-	ns

Function Description

UVLO : The under voltage lockout circuit guarantees stable operation of the IC's control circuit by stopping and starting it as a function of the V_{in} value. The UVLO circuit turns on the control circuit when V_{in} exceeds 5V. When V_{in} is lower than 5V, the IC's standby current is less than 200uA.


ENA : Applying the voltage higher than 2V to ENA pin enables the operation of the IC. Applying to the voltage lower than 0.7V to ENA pin will disable the operation of the inverter.

Soft start : The soft start function is provided that S_S pin is connected through a capacitor to GND. A soft start circuit ensures a gradual increase in the input and output power. The capacitor connected to S_S pin determines the rate of rise of the duty ratio. It is charged by a current source of 6uA.



Main oscillator : Timing capacitor C_T are charged by the reference current source, formed by the timing resistor R_T whose voltage is regulated at 1.25V. The sawtooth waveform charges up to 2V. Once reached, capacitors begin discharging down to 0.5V. Next timing capacitors start charging again and a new switching cycle begins. The main frequency can be programmed with adjusting the values of R_T and C_T . The main frequency can be calculated as below.

$$f_{op} = \frac{19}{32 R_T C_T}$$







Burst oscillator & burst dimming : Timing capacitor BCT are charged by the reference current source, formed by the timing resistor R_T whose voltage is regulated at 1.25V. The sawtooth waveform charges up to 2V. Once reached, capacitors begin discharging down to 0.5V. Next timing capacitors start charging again and a new switching cycle begins. The burst dimming frequency can be programmed with adjusting the values of R_T and BCT. The burst dimming frequency can be calculated as below.

$$f_{burst} = \frac{3.75}{64 R_T BCT}$$

The burst dimming frequency should be greater than 120Hz to avoid visible flicker.



To compare the input of BDIM pin with the 0.5~2V triangular wave of burst oscillator makes the PWM pulse for burst dimming. The PWM pulse controls EA_OUT 's voltage by summing 85uA into EA_IN pin.





Open lamp regulation & open lamp protection : It is necessary to suspend power stage operation if an open lamp occurs, because the power stage has high gain. When a voltage higher than 2V is applied to the OLR pin, the part enters the regulation mode and controls EA_OUT voltage to limit the lamp voltage by summing 105 μ A into the feedback node. At the same time, the OLP capacitor, connected to the OLP pin, is charged by the 1.4 μ A internal current source. Once reached to 2V, IC enters shut down where all the output is high.


OUTPUT DRIVES: The four output drives are designed so that switches A and B, C and D never turn on simultaneously. The OUTA-OUTB pair is intended to drive one half-bridge in the external power stage. The OUTC-OUTD pair will drive the other half-bridge.




SYNC: This pin is used as the frequency synchronization. The switching frequency can be synchronized with an external control signal.

Timing Diagram

FAN7310 use the improved phase-shft control full-brdige to drive CCFL. As a result, the temperature difference between the left leg and the right legs is almost zero. The detail timing is shown as bellow.



Typical Application Circuit




Mechanical Dimensions

Package

Dimensions in millimeters

20-SSOP



Ordering Information

Product number	Package	Operating Temperature
FAN7310G	20-SSOP	-25°C ~ 85°C

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.