SCES396A - JULY 2002 - REVISED MAY 2004

- Member of the Texas Instruments
   Widebus™ Family
- DOC™ Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>
- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels are Referenced to V<sub>CCA</sub> Voltage
- If Either V<sub>CC</sub> Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power-Supply Range
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A-port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCAH164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCAH164245 is designed so that the control pins (1DIR, 2DIR,  $\overline{1OE}$ , and  $\overline{2OE}$ ) are supplied by VCCA.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CCA}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either  $V_{CC}$  input is at GND, then both ports are in the high-impedance state.

### ORDERING INFORMATION

TA	PACKA	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AVCAH164245GR	AVCAH164245
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AVCAH164245VR	WAH4245
	VFBGA – GQL	Tape and reel	SN74AVCAH164245KR	WAH4245

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC and Widebus are trademarks of Texas Instruments.




### terminal assignments

### DGG OR DGV PACKAGE (TOP VIEW)



#### GQL PACKAGE (TOP VIEW)



### terminal assignments


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	VCCB	VCCA	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	VCCB	VCCA	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>OE</mark>


NC - No internal connection

#### **FUNCTION TABLE** (each 8-bit section)

INP	UTS						
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					

### logic diagram (positive logic)





To Seven Other Channels

Pin numbers shown are for the DGG and DGV packages.

# SN74AVCAH164245 16-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS SCES396A - JULY 2002 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CCA</sub> and V <sub>CCB</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1): I/O ports (A port)	
I/O ports (B port)	
Control inputs	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): (A port)	–0.5 V to 4.6 V
(B port)	
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2): (A port)	$V \text{ to } V_{CCA} + 0.5 \text{ V}$
(B port)	
Input clamp current, $I_{ K }(V_1 < 0)$	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, IO	
Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DGV package	
GQL package	
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



### **SN74AVCAH164245 16-BIT DUAL-SUPPLY BUS TRANSCEIVER** WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS SCES396A - JULY 2002 - REVISED MAY 2004

### recommended operating conditions (see Notes 4 through 6)

			VCCI	Vcco	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage				1.4	3.6	V
V <sub>CCB</sub>	Supply voltage				1.4	3.6	V
			1.4 V to 1.95 V		V <sub>CCI</sub> ×0.65		
$\vee_{IH}$	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.7		V
	voltago		2.7 V to 3.6 V		2		
			1.4 V to 1.95 V			$V_{CCI} \times 0.35$	
$\vee_{IL}$	Low-level input voltage	Data inputs	1.95 V to 2.7 V			0.7	V
	voltago		2.7 V to 3.6 V			0.8	
		0	1.4 V to 1.95 V		$V_{CCA} \times 0.65$		
$\vee_{IH}$	High-level input voltage	Control inputs (Referenced to V <sub>CCA</sub> )	1.95 V to 2.7 V		1.7		V
		(Kelereneed to VCCA)	2.7 V to 3.6 V		2		
		0	1.4 V to 1.95 V			$V_{CCA} \times 0.35$	
$\vee_{IL}$	V <sub>IL</sub> Low-level input voltage	·	1.95 V to 2.7 V			0.7	V
	voltago	(Italiaranada ta VCCA)	2.7 V to 3.6 V			0.8	
VI	Input voltage				0	3.6	V
V/o	Output voltage	Active state			0	Vcco	V
VO	Output voltage	3-state			0	3.6	V
				1.4 V to 1.6 V		-2	
la	High lovel output our	ront		1.65 V to 1.95 V		-4	A
Іон	High-level output cur	rent		2.3 V to 2.7 V		-8	mA
				3 V to 3.6 V		-12	
				1.4 V to 1.6 V		2	
1	Low lovel output our	ant		1.65 V to 1.95 V		4	A
I <sub>OL</sub> Low-level o	Low-level output curr	ei output current		2.3 V to 2.7 V		8	mA
				3 V to 3.6 V		12	
$\Delta t/\Delta v$	Input transition rise o	r fall rate				5	ns/V
TA	Operating free-air ter	nperature			-40	85	°C

NOTES: 4.  $V_{CCI}$  is the  $V_{CC}$  associated with the data input port.

5.  $V_{\mbox{CCO}}$  is the  $V_{\mbox{CC}}$  associated with the output port.

6. All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCES396A - JULY 2002 - REVISED MAY 2004

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Notes 7 and 8)

$V_{OH} \begin{tabular}{lllllllllllllllllllllllllllllllllll$	0.2 0.35 0.45	V		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.35	V		
I <sub>OH</sub> = -8 mA V <sub>I</sub> = V <sub>IH</sub> 2.3 V 2.3 V 1.75 I <sub>OH</sub> = -12 mA V <sub>I</sub> = V <sub>IH</sub> 3 V 3 V 2.3 I <sub>OH</sub> = 100 μA V <sub>I</sub> = V <sub>IL</sub> 1.4 V to 3.6 V 1.4 V to 3.6 V I <sub>OH</sub> = 2 mA V <sub>I</sub> = V <sub>IL</sub> 1.4 V 1.4 V	0.35	V		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.35			
$I_{OH} = 100 \mu A$ $V_I = V_{IL}$ $1.4  V \text{ to } 3.6  V$ $1.4  V \text{ to } 3.6  V$ $I_{OH} = 2  mA$ $V_I = V_{IL}$ $1.4  V$ $1.4  V$	0.35			
I <sub>OH</sub> = 2 mA V <sub>I</sub> = V <sub>IL</sub> 1.4 V 1.4 V	0.35			
$V_{OL}$ $I_{OH} = 4 \text{ mA}$ $V_{I} = V_{IL}$ 1.65 V 1.65 V	0.45			
		V		
$I_{OH} = 8 \text{ mA}$ $V_{I} = V_{IL}$ 2.3 V 2.3 V	0.55			
$I_{OH} = 12 \text{ mA}$ $V_I = V_{IL}$ $3 \text{ V}$ $3 \text{ V}$	0.7			
I <sub>I</sub> Control inputs $V_I = V_{CCA}$ or GND 1.4 V to 3.6 V 3.6 V	±2.5	μΑ		
V <sub>I</sub> = 0.49 V 1.4 V 1.4 V 11				
V <sub>I</sub> = 0.57 V 1.65 V 1.65 V 30				
$^{1}$ BHL $^{\ddagger}$ $V_{1} = 0.7 \text{ V}$ $2.3 \text{ V}$ $45$		μΑ		
V <sub>I</sub> = 0.8 V 3 V 75				
V <sub>I</sub> = 0.91 V 1.4 V -11				
V <sub>I</sub> = 1.07 V 1.65 V 1.65 V -30				
I <sub>BHH</sub> § V <sub>I</sub> = 1.7 V 2.3 V -45		μΑ		
V <sub>I</sub> = 2 V 3 V 3 V -75				
1.6 V 1.6 V 100				
1.95 V 1.95 V 200		4		
$V_{I} = 0 \text{ to } V_{CC}$ 2.7 V 300		μΑ		
3.6 V 3.6 V 525				
1.6 V 1.6 V -100				
1.95 V 1.95 V -200		4		
$I_{BHHO}^{\#}$ $V_{I} = 0 \text{ to } V_{CC}$ $2.7 \text{ V}$ $-300$		μΑ		
3.6 V 3.6 V -525				
A port	±10	^		
0 to 3.6 V 0 V	±10	μΑ		
	±12.5			
$ I_{OZ}  $ B port $ V_{O} = V_{CCO} \text{ or GND}, V_{I} = V_{CCI} \text{ or GND}$ $ OE  = don't care$ 0 V 3.6 V	±12.5	⊣ ‴ I		
OL = doint date	±12.5			

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$ °C.

NOTES: 7. V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

8. VCCI is the VCC associated with the input port.



<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to V<sub>IH</sub> min.

 $<sup>\</sup>P$  An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup>An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

<sup>||</sup> For I/O ports, the parameter IOZ includes the input leakage current.

SCES396A - JULY 2002 - REVISED MAY 2004

### electrical characteristics over recommended operating free-air temperature range (continued) (unless otherwise noted) (see Note 9)

PA	RAMETER	TEST CONDITIONS	VCCA	V <sub>ССВ</sub>	MIN TYP <sup>†</sup> MAX	UNIT	
			1.6 V	1.6 V	20		
			1.95 V	1.95 V	20		
١.		$V_I = V_{CCI}$ or GND, $I_O = 0$	2.7 V	2.7 V	30		
ICCA	ICCA		0 V	3.6 V	-40	μΑ	
		3.6 V	0 V	40			
		3.6 V	3.6 V	40			
		1.6 V	1.6 V	20			
		1.95 V	1.95 V	20			
١.		l	2.7 V	2.7 V	30		
ICCB		$V_I = V_{CCI}$ or GND, $I_O = 0$	0 V	3.6 V	40	μΑ	
			3.6 V	0 V	-40		
			3.6 V	3.6 V	40		
Ci	Control inputs	V <sub>I</sub> = 3.3 V or GND	3.3 V	3.3 V	4	pF	
Cio	A or B ports	V <sub>O</sub> = 3.3 V or GND	3.3 V	3.3 V	5	pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25$ °C.

NOTE 9: V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CCA}}$ = 1.5 V $\pm$ 0.1 V (see Figure 2)

PARAMETER		TO	V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
		(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	В	1.7	6.7	1.9	6.3	1.8	5.5	1.7	5.8	
	В	А	1.8	6.8	2.2	7.4	2.1	7.6	2.1	7.3	ns
	ŌE	А	2.6	8.4	2.7	8.2	2.3	6.3	2.1	5.6	
<sup>t</sup> en	ŌE	В	2.7	8.6	3.2	10.2	3.2	10.8	3.2	10.7	ns
	ŌĒ	А	2.1	7	2.5	7	1.7	5.3	2	6.1	
<sup>t</sup> dis	ŌĒ	В	2.1	7.1	2.5	7.1	2.1	6.5	2.1	6.4	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CCA}$ = 1.8 V $\pm$ 0.15 V (see Figure 2)

PARAMETER	FROM TO (OUTPUT)	_		V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V	
		(00111)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	А	В	1.7	6.4	1.8	6	1.7	4.7	1.6	4.3	
	В	А	1.4	5.5	1.8	6	1.8	5.8	1.8	5.5	ns
,	ŌĒ	А	2.5	8	2.7	7.8	2.2	5.8	2	5.1	
<sup>t</sup> en	ŌĒ	В	1.8	6.7	2.7	7.8	2.7	8.1	2.7	8.1	ns
	ŌĒ	А	2.1	6.4	2.5	6.4	1.5	4.5	1.8	5	
<sup>t</sup> dis	ŌĒ	В	2.1	6.6	2.5	6.4	2	5.5	2	5.5	ns

SCES396A - JULY 2002 - REVISED MAY 2004

# switching characteristics over recommended operating free-air temperature range, $V_{CCA}$ = 2.5 V $\pm$ 0.2 V (see Figure 2)

PARAMETER	FROM TO (OUTPUT)	_		V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		= 2.5 V 2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
		(001P01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	В	1.6	6	1.8	5.6	1.5	4	1.4	3.4	
	В	А	1.3	4.6	1.7	4.4	1.5	4	1.4	3.7	ns
	ŌĒ	А	2.6	7.4	2.7	7.2	2.2	5.3	2	4.5	
<sup>t</sup> en	ŌĒ	В	1.2	4.1	2.2	5.1	2.2	5.3	2.2	5.3	ns
	ŌĒ	А	2	5.7	2.3	5.7	1.4	3.7	1.6	4	
<sup>t</sup> dis	ŌĒ	В	0.9	4.5	1.7	4.5	1.4	3.7	1.4	3.7	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CCA}$ = 3.3 V $\pm$ 0.3 V (see Figure 2)

PARAMETER	FROM (INPUT)	TO	V <sub>CCB</sub> = 1.5 V ± 0.1 V		V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT
		(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	А	В	1.5	5.9	1.7	5.4	1.5	3.7	1.4	3.1	
	В	А	1.3	4.5	1.6	3.8	1.5	3.3	1.4	3.1	ns
,	ŌĒ	А	2.5	7	2.6	6.9	2.1	5	1.9	4.1	
<sup>t</sup> en	ŌĒ	В	0.8	2.6	1.9	4	2	4.1	1.9	4.1	ns
	ŌĒ	А	1.2	5.4	2.2	5.2	1.2	3.3	1.5	3.6	
<sup>t</sup> dis	ŌĒ	В	1.2	5.4	1.7	4.4	1.5	3.6	1.5	3.6	ns


### operating characteristics, $V_{CCA}$ and $V_{CCB}$ = 3.3 V, $T_A$ = 25°C

	PARAMETER		TEST C	ONDITIONS	TYP	UNIT
	Power dissipation capacitance per transceiver,	Outputs enabled			14	
	A port input, B port output	Outputs disabled	]	f 40 MH I-	7	pF
C <sub>pdA</sub>	Power dissipation capacitance per transceiver,	Outputs enabled	$C_L = 0$ ,	f = 10 MHz	20	
B port input, A port output	Outputs disabled	1		7		
	Power dissipation capacitance per transceiver,	Outputs enabled			14	pF
	A port input, B port output	Outputs disabled	1	f 40 MH I-	7	
C <sub>pdB</sub>	Power dissipation capacitance per transceiver,	Outputs enabled	$C_L = 0$ ,	f = 10 MHz	20	
	B port input, A port output	Outputs disabled	7		7	

SCES396A - JULY 2002 - REVISED MAY 2004

### output description

The DOC<sup>TM</sup> circuitry is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC<sup>TM</sup>) Circuitry Technology and Applications, literature number SCEA009.







Figure 1. Output Voltage vs Output Current


#### PARAMETER MEASUREMENT INFORMATION




TEST	S1
tpd	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2×V <sub>CCO</sub>
tPHZ/tPZH	GND

**LOAD CIRCUIT** 

VCCO	CL	RL	V <sub>TP</sub>
1.5 V $\pm$ 0.1 V	15 pF	<b>2 k</b> Ω	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 Ω	0.15 V
3.3 V $\pm$ 0.3 V	30 pF	<b>500</b> Ω	0.3 V



**VCCB** 



Output Control

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $dv/dt \geq 1 V/ns$ , dv/dt ≥1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. VCCI is the VCC associated with the input port.
- I. V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.

Figure 2. Load Circuit and Voltage Waveforms



### ZQL (R-PBGA-N56)

### PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



### DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



### GQL (R-PBGA-N56)

### PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated