



# +2.7 V to +5.5 V, I<sup>2</sup>C INTERFACE, VOLTAGE OUTPUT, 8-BIT DIGITAL-TO-ANALOG CONVERTER

## **FEATURES**

- Micropower Operation: 125 μA @ 3 V
- Fast Update Rate: 188 KSPS
- Power-On Reset to Zero
- +2.7-V to +5.5-V Power Supply
- Specified Monotonic by Design
- I<sup>2</sup>C<sup>™</sup> Interface up to 3.4 Mbps
- On-Chip Output Buffer Amplifier, Rail-to-Rail Operation
- Double-Buffered Input Register
- Address Support for up to Two DAC5571s
- Small 6 Lead SOT 23 Package
- Operation From -40°C to 105°C

#### **APPLICATIONS**

- Process Control
- Data Acquistion Systems
- Closed-Loop Servo Control
- PC Peripherals
- Portable Instrumentation

## **DESCRIPTION**

The DAC5571 is a low-power, single-channel, 8-bit buffered voltage output DAC. Its on-chip precision output amplifier allows rail-to-rail output swing to be achieved. The DAC5571 utilizes an I<sup>2</sup>C-compatible, two-wire serial interface that operates at clock rates up to 3.4 Mbps with address support of up to two DAC5571s on the same data bus.

The output voltage range of the DAC is 0 V to  $V_{DD}$ . The DAC5571 incorporates a power-on-reset circuit that ensures that the DAC output powers up at zero volts and remains there until a valid write to the device takes place. The DAC5571 contains a power-down feature, accessed via the internal control register, that reduces the current consumption of the device to 50 nA at 5 V.


The low-power consumption of this part in normal operation makes it ideally suited for portable battery operated equipment. The power consumption is less than 0.7 mW at  $V_{DD}$  = 5 V reducing to 1  $\mu$ W in power-down mode.

DAC7571/6571/5571 are 12/10/8-bit, single-channel  $I^2C$  DACs from the same family. DAC7574/6574/5574 and DAC7573/6573/5573 are 12/10/8-bit quad-channel  $I^2C$  DACs. Also see DAC8571/8574 for single/quad-channel, 16-bit  $I^2C$  DACs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# **PACKAGE/ORDERING INFORMATION**

PROD	JCT P	PACKAGE	PACKAGE DESIG- NATOR	SPECIFIED TEM- PERATURE RANGE			TRANSPORT MEDIA
DAC5	E71	SOT23-6	DBV	-40°C to +105°C	D571	DAC5571IDBVT	250 Piece Small Tape and Reel
DACS	3/1	30123-0	DBV	-40 C to +105 C D571		DAC5571IDBVR	3000 Piece Tape and Reel

### PIN CONFIGURATIONS





# **PIN DESCRIPTION (SOT23-6)**

PIN	NAME	DESCRIPTION		
1	V <sub>OUT</sub>	Analog output voltage from DAC		
2	GND	Ground reference point for all circuitry		
3	$V_{DD}$	Analog Voltage Supply Input		
4	SDA	Serial Data Input		
5	SCL	Serial Clock Input		
6	A0	Device Address Select		
LOT TRACE CODE:	Year (3 = 2003); <b>M</b> onth (1–9 = JAN–SEP; A=O B=NOV, C=DEC); <b>LL</b> – Random code generated when assembly is requested			



# ABSOLUTE MAXIMUM RATINGS(1)

		UNITS
V <sub>DD</sub> to GND		-0.3 V to +6 V
Digital input voltage to GND		-0.3 V to +V <sub>DD</sub> + 0.3 V
V <sub>OUT</sub> to GND		-0.3 V to +V <sub>DD</sub> + 0.3 V
Operating temperature range		-40°C to + 105°C
Storage temperature range		-65°C to + 150°C
Junction temperature range (T <sub>J</sub> max)		+ 150°C
Power dissipation		$(T_J max - T_A)R_{\Theta JA}$
Thermal impedance, $R_{\Theta JA}$		240°C/W
Lead temperature, soldering	Vapor phase (60s)	215°C
	Infrared (15s)	220°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to thedevice. Exposure to absolute maximum conditions for extended periods may affectdevice reliability.

# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = +2.7 V to +5.5 V;  $R_L$  = 2 k $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications -40°C to +105°C unless otherwise noted.

DADAMETED	CONDITIONS		DAC557	71	
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE <sup>(1)</sup>				<u> </u>	
Resolution		8			Bits
Relative accuracy				±0.5	LSB
Differential nonlinearity	Assured monotonic by design			±0.25	LSB
Zero code error	All zeroes loaded to DAC register		5	20	mV
Full-scale error	All ones loaded to DAC register		-0.15	-1.25	% of FSR
Gain error				±1.25	% of FSR
Zero code error drift			±7		μV/°C
Gain temperature coefficient			±3		ppm of FSR/°C
OUTPUT CHARACTERISTICS	S(2)			<u> </u>	
Output voltage range		0		$V_{DD}$	V
Output voltage settling time	1/4 Scale to 3/4 scale change ( $400_{\rm H}$ to ${\rm C00_{\rm H}}$ ); ${\rm R_L}$ = $\infty$		6	8	μs
Slew rate			1		V/µs
Composition load atability	R <sub>L</sub> = ∞		470		pF
Capacitive load stability	$R_L = 2 k\Omega$		1000		pF
Code change glitch impulse	1 LSB Change around major carry		20		nV-s
Digital feedthrough			0.5		nV-s
DC output impedance			1		Ω
Chart singuit summert	V <sub>DD</sub> = +5 V		50		mA
Short-circuit current	V <sub>DD</sub> = +3 V		20		mA
Davisa va tiasa	Coming out of power-down mode, V <sub>DD</sub> = +5 V		2.5		μs
Power-up time	Coming out of power-down mode, V <sub>DD</sub> = +3 V		5		μs
LOGIC INPUTS(2)		•			
Input current				± 1	μΑ
V <sub>IN</sub> L, Input low voltage	V <sub>DD</sub> = +3 V			0.3×V <sub>DD</sub>	V
V <sub>IN</sub> H, Input high voltage	V <sub>DD</sub> = +5 V	0.7×V <sub>D</sub>			V
Pin capacitance				3	pF

Linearitycalculated using a reduced code range of 3 to 253; output unloaded. Specified by design and characterization, notproduction tested.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{DD}$  = +2.7 V to +5.5 V;  $R_L$  = 2 k $\Omega$  to GND;  $C_L$  = 200 pF to GND; all specifications -40°C to +105°C unless otherwise noted.

DADAMETED	CONDITIONS		DAC557	LINUTO		
PARAMETER	CONDITIONS	MIN TYP I		MAX	UNITS	
POWER REQUIREMENTS				"		
$V_{DD}$		2.7		5.5	V	
I <sub>DD</sub> (normal operation)	DAC active and excluding load current					
V <sub>DD</sub> = +3.6 V to +5.5 V	$V_{IH} = V_{DD}$ and $V_{IL} = GND$		155	200	μA	
V <sub>DD</sub> = +2.7 V to +3.6 V	$V_{IH} = V_{DD}$ and $V_{IL} = GND$		125	160	μA	
I <sub>DD</sub> (all power-down modes)						
V <sub>DD</sub> = +3.6 V to +5.5 V	$V_{IH} = V_{DD}$ and $V_{IL} = GND$		0.2	1	μA	
V <sub>DD</sub> = +2.7 V to +3.6 V	$V_{IH} = V_{DD}$ and $V_{IL} = GND$		0.05	1	μA	
POWER EFFICIENCY						
I <sub>OUT</sub> /I <sub>DD</sub>	$I_{LOAD} = 2 \text{ mA}, V_{DD} = +5 \text{ V}$		93		%	

# **TIMING CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNITS
		Standard mode		100	kHz
f <sub>SCL</sub>	SCI Clark Fraguency	Fast mode		400	kHz
	SCL Clock Frequency	High-speed mode, C <sub>B</sub> - 100 pF max		3.4	MHz
		High-Speed mode, C <sub>B</sub> - 400 pF max		1.7	MHz
+	Bus Free Time Between a STOP	Standard mode	4.7		μs
t <sub>BUF</sub>	and START Condition	Fast mode	1.3		μs
		Standard mode	4.0		μs
t <sub>HD</sub> ; t <sub>STA</sub>	Hold Time (Repeated) START  Condition	Fast mode	600		ns
	Condition	High-speed mode	160		ns
		Standard mode	4.7		μs
$t_{LOW}$	LOW Baried of the COL Clash	Fast mode	1.3		μs
	LOW Period of the SCL Clock High-speed mode, C <sub>B</sub> - 100 pF max 160			ns	
		High-speed mode, C <sub>B</sub> - 400 pF max	320		ns
		Standard mode	4.0		μs
t <sub>HIGH</sub>	HIGH Period of the SCL Clock	Fast mode	600		ns
		High-speed mode, C <sub>B</sub> - 100 pF max	60		ns
		High-speed mode, C <sub>B</sub> - 400 pF max	120		ns
		Standard mode	4.7		μs
t <sub>SU</sub> ; t <sub>STA</sub>	Setup Time for a Repeated START Condition	Fast mode	600		ns
	CITACT Condition	High-speed mode	160		ns
		Standard mode	250		ns
$t_{SU}$ ; $t_{DAT}$	Data Setup Time	Fast mode	100		ns
		High-speed mode	10		ns
		Standard mode	0	3.45	μs
	Data Hold Time	Fast mode	0	0.9	μs
$t_{HD}$ ; $t_{DAT}$	Data Hold Time	High-speed mode, C <sub>B</sub> - 100 pF max	0	70	ns
		High-speed mode, C <sub>B</sub> - 400 pF max	0	150	ns
		Standard mode	20 ×0.1C <sub>B</sub>	1000	ns
4	Disc Time of SCI Signal	Fast mode	20 ×0.1C <sub>B</sub>	300	ns
t <sub>RCL</sub>	Rise Time of SCL Signal	High-speed mode, C <sub>B</sub> - 100 pF max	10	40	ns
		High-speed mode, C <sub>B</sub> - 400 pF max	20	80	ns



# **TIMING CHARACTERISTICS (continued)**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNITS
		Standard mode	20 ×0.1C <sub>B</sub>	1000	ns
	Rise Time of SCL Signal After a	Fast mode	20 ×0.1C <sub>B</sub>	300	ns
trcl  trda	Repeated START Condition and After an Acknowledge BIT	High-speed mode, C <sub>B</sub> - 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> - 400 pF max	20	160	ns
		Standard mode	20 ×0.1C <sub>B</sub>	300	ns
	Fall Time of COL Circus	Fast mode	20 ×0.1C <sub>B</sub>	300	ns
	Fall Time of SCL Signal	High-speed mode, C <sub>B</sub> - 100 pF max 10		40	ns
		High-speed mode, C <sub>B</sub> - 400 pF max	20	80	ns
		Standard mode	20 ×0.1C <sub>B</sub>	1000	ns
t <sub>RDA</sub>	Diag Time of CDA Signal	Fast mode	20 ×0.1C <sub>B</sub>	300	ns
	Rise Time of SDA Signal	High-speed mode, C <sub>B</sub> - 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> - 400 pF max	20	160	ns
		Standard mode	20 ×0.1C <sub>B</sub>	300	ns
	Fall Time of SDA Signal	Fast mode	20 ×0.1C <sub>B</sub>	300	ns
		High-speed mode, C <sub>B</sub> - 100 pF max	10	80	ns
		High-speed mode, C <sub>B</sub> - 400 pF max	20	160	ns
		Standard mode	4.0		μs
t <sub>RDA</sub> t <sub>FDA</sub> t <sub>SU</sub> ; t <sub>STO</sub> C <sub>B</sub> C t <sub>SP</sub> I	Setup Time for STOP Condition	Fast mode	600		ns
		High-speed mode	160		ns
C <sub>B</sub>	Capacitive Load for SDA and SCL			400	pF
	Dulas Width of Chiles Cumpressed	Fast mode		50	ns
lSP	Pulse Width of Spike Suppressed	High-speed mode		10	ns
	Noise Margin at the HIGH Level	Standard mode			
$V_{NH}$	for Each Connected Device	Fast mode	$0.2V_{DD}$		V
	(Including Hysteresis)	High-speed mode			
	Noise Margin at the LOW Level for	Standard mode			
$V_{NL}$	Each Connected Device	Fast mode	$0.1V_{\mathrm{DD}}$		V
t <sub>FDA</sub> t <sub>SU</sub> ; t <sub>STO</sub> C <sub>B</sub> t <sub>SP</sub>	(Including Hysteresis)	High-speed mode			İ



# TYPICAL CHARACTERISTICS: $V_{DD} = +5 \text{ V}$

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.

#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR VS CODE (-40°C)




Figure 1.

# LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR




Figure 2.

#### LINEARITY ERROR AND DIFFERENTIAL LINEARITY ERROR VS CODE (+105°C)




Figure 3.




Figure 4.

#### ZERO-SCALE ERROR vs TEMPERATURE




Figure 5.

#### FULL-SCALE ERROR vs TEMPERATURE





Figure 6.



# TYPICAL CHARACTERISTICS: $V_{DD} = +5 \text{ V (continued)}$

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.



## Figure 7.




Figure 9.

#### **SOURCE AND SINK CURRENT CAPABILITY**




Figure 8.

### SUPPLY CURRENT vs TEMPERATURE





Figure 10.




# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.



POWER-DOWN CURRENT VS SUPPLY VOLTAGE



## Figure 11.

SUPPLY CURRENT vs LOGIC INPUT VOLTAGE




Figure 12.




Figure 13.


Figure 14.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5 V (continued)

At  $T_A = +25$ °C,  $+V_{DD} = +5$  V, unless otherwise noted.


#### **FULL-SCALE SETTLING TIME**



Time (1µs/div)

Figure 15.

#### HALF-SCALE SETTLING TIME



Time  $(1 \mu s/div)$ 1m

Figure 17.

# EXITING POWER DOWN (80<sub>H</sub>Loaded)





Figure 19.


#### HALF-SCALE SETTLING TIME



Time (1µs/div)

Figure 16.


#### **POWER-ON RESET TO 0V**



Time (20µs/div)

Figure 18.

#### **CODE CHANGE GLITCH**



Time (0.5 µs/div)

Figure 20.



# TYPICAL CHARACTERISTICS: $V_{DD} = +2.7 \text{ V}$

At  $T_A = +25$ °C,  $+V_{DD} = +2.7$  V, unless otherwise noted.




Figure 21.





Figure 22.



64

Figure 23.

128

**Digital Input Code** 

192





Figure 24.

**FULL-SCALE ERROR** 






Figure 26.



# TYPICAL CHARACTERISTICS: $V_{DD} = +2.7 \text{ V}$ (continued)

At  $T_A = +25$ °C,  $+V_{DD} = +2.7$  V, unless otherwise noted.




Figure 27.




Figure 29.

SUPPLY CURRENT




Figure 31.

#### SOURCE AND SINK CURRENT CAPABILITY




Figure 28.

#### SUPPLY CURRENT vs TEMPERATURE




Figure 30.

# **FULL SCALE SETTLING TIME**





Figure 32.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7 V (continued)

At  $T_A = +25$ °C,  $+V_{DD} = +2.7$  V, unless otherwise noted.

#### **FULL-SCALE SETTLING TIME**



Time (1µs/div)

Figure 33.

#### HALF-SCALE SETTLING TIME




Figure 35.

EXITING-POWER DOWN (80<sub>H</sub>Loaded)





Figure 37.


#### HALF-SCALE SETTLING TIME



Time (1 µs/div)

Figure 34.


#### POWER-ON RESET 0 V



Time (20µs/div)

Figure 36.

## **CODE CHANGE GLITCH**



Time (0.5 s/div)

Figure 38.



#### THEORY OF OPERATION

#### D/A SECTION

The architecture of the DAC5571 consists of a string DAC followed by an output buffer amplifier. Figure 39 shows a block diagram of the DAC architecture.




Figure 39. R-String DAC Architecture

The input coding to the DAC5571 is unsigned binary, which gives the ideal output voltage as:

$$V_{OUT} = V_{DD} \times \frac{D}{256}$$

where D = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 255.

## **RESISTOR STRING**

The resistor string section is shown in Figure 40. It is basically a divide-by-2 resistor, followed by a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. Because the architecture consists of a string of resistors, it is specified monotonic.




Figure 40. Resistor String

# **OUTPUT AMPLIFIER**

The output buffer amplifier is a gain-of-2 amplifier, capable of generating rail-to-rail voltages on its output, which gives an output range of 0 V to  $V_{DD}$ . It is capable of driving a load of 2  $k\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical characteristics curves. The slew rate is 1 V/ $\mu$ s with a half-scale settling time of 7  $\mu$ s with the output unloaded.

## I<sup>2</sup>C Interface

I<sup>2</sup>C is a two-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is *idle*, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A *master* device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A *slave* device receives and/or transmits data on the bus under control of the master device.



# **THEORY OF OPERATION (continued)**

The DAC5571 works as a slave and supports the following data transfer *modes*, as defined in the I<sup>2</sup>C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (3.4 Mbps). The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as F/S-mode in this document. The protocol for high-speed mode is different from the F/S-mode, and it is referred to as HS-mode. The DAC5571 supports 7-bit addressing; 10-bit addressing and general call address are *not* supported.

#### F/S-Mode Protocol

- The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 41. All I<sup>2</sup>C-compatible devices should recognize a start condition.
- The master then generates the SCL pulses and transmits the 7-bit address and the *read/write direction bit* R/W on the SDA line. During all transmissions, the master ensures that data is *valid*. A *valid data* condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 42). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an *acknowledge* (see Figure 43) by pulling the SDA line low during the entire high period of the ninth SCL cycle. On detecting this acknowledge, the master knows that a communication link with a slave has been established.
- The master generates further SCL cycles to either *transmit* data to the slave (R/W bit 1) or *receive* data from the slave (R/W bit 0). In either case, the *receiver* needs to acknowledge the data sent by the *transmitter*. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.
- To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low
  to high while the SCL line is high (see Figure 41). This releases the bus and stops the communication link
  with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. On the receipt of a
  stop condition, all devices know that the bus is released, and they wait for a start condition followed by a
  matching address.

## **HS-Mode Protocol**

- When the bus is idle, both SDA and SCL lines are pulled high by the pullup devices.
- The master generates a start condition followed by a valid serial byte containing HS master code 00001XXX.
  This transmission is made in F/S-mode at no more than 400 Kbps. No device is allowed to acknowledge the
  HS master code, but all devices must recognize it and switch their internal setting to support 3.4 Mbps
  operation.
- The master then generates a *repeated start condition* (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S-mode, except that transmission speeds up to 3.4 Mbps are allowed. A stop condition ends the HS-mode and switches all the internal settings of the slave devices to support the F/S-mode. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode.




Figure 41. START and STOP Conditions



# **THEORY OF OPERATION (continued)**




Figure 42. Bit Transfer on the I<sup>2</sup>C Bus




Figure 43. Acknowledge on the I<sup>2</sup>C Bus




Figure 44. Bus Protocol



# **THEORY OF OPERATION (continued)**

# DAC5571 I<sup>2</sup>C Update Sequence

The DAC5571 requires a start condition, a valid I<sup>2</sup>C address, a control-MSB byte, and an LSB byte for a single update. After the receipt of each byte, DAC5571 acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the DAC5571. The CTRL/MSB byte sets the operational mode of the DAC5571, and the four most significant bits. The DAC5571 then receives the LSB byte containing four least significant data bits followed by four don't care bits. DAC5571 performs an update on the falling edge of the acknowledge signal that follows the LSB byte.

For the first update, DAC5571 requires a start condition, a valid I<sup>2</sup>C address, a CTRL/MSB byte, an LSB byte. For all consecutive updates, DAC5571 needs a CTRL/MSB byte, and an LSB byte.

Using the  $I^2C$  high-speed mode ( $f_{scl}$ = 3.4 MHz), the clock running at 3.4 MHz, each 8-bit DAC update other than the first update can be done within 18 clock cycles (CTRL/MSB byte, acknowledge signal, LSB byte, acknowledge signal), at 188.88 KSPS. Using the fast mode ( $f_{scl}$ = 400 kHz), clock running at 400 kHz, maximum DAC update rate is limited to 22.22 KSPS. Once a stop condition is received, DAC5571 releases the  $I^2C$  bus and awaits a new start condition.

#### Address Byte

MSB							LSB
1	0	0	1	1	0	A0	0

The address byte is the first byte received following the START condition from the master device. The first six bits (MSBs) of the address are factory preset to 100110. The next bit of the address is the device select bit A0. The A0 address input can be connected to  $V_{DD}$  or digital GND, or can be actively driven by TTL/CMOS logic levels. The device address is set by the state of this pin during the power-up sequence of the DAC5571. Up to two devices (DAC5571) can be connected to the same  $I^2C$ -Bus without requiring additional glue logic.

### Broadcast Address Byte

MSB							LSB
1	0	0	1	0	0	0	0

Broadcast addressing is also supported by DAC5571. Broadcast addressing can be used for synchronously updating or powering down multiple DAC5571 devices. Using the broadcast address, DAC5571 responds regardless of the state of the address pin A0.

#### Control - Most Significant Byte


Most Significant Byte CTRL/MSB[7:0] consists of two zeros, two power-down bits, and four most significant bits of 8-bit unsigned binary D/A conversion data.

#### Least Significant Byte


Least Significant Byte LSB[7:0] consists of the four least significant bits of the 8-bit unsigned binary D/A conversion data, followed by four don't care bits. DAC5571 updates at the falling edge of the acknowledge signal that follows the LSB[0] bit.



## **Standard- and Fast-Mode:**



# High-Speed Mode (HS Mode):






Figure 45. Master Transmitter Addressing DAC5571 as a Slave Receiver With a 7-Bit Address



#### **POWER-ON RESET**

The DAC5571 contains a power-on reset circuit that controls the output voltage during power up. On power up, the DAC register is filled with zeros and the output voltage is 0 V. It remains at a zero-code output until a valid write sequence is made to the DAC. This is useful in applications where it is important to know the state of the DAC output while it is in the process of powering up.

#### **POWER-DOWN MODES**

The DAC5571 contains four separate modes of operation. These modes are programmable via two bits (PD1 and PD0). Table 1 shows how the state of these bits correspond to the mode of operation.

 PD1
 PD0
 OPERATING MODE

 0
 0
 Normal Operation

 0
 1
 1k Ω to AGND, PWD

 1
 0
 100 kΩ to AGND, PWD

 1
 1
 High Impedance, PWD

Table 1. Modes of Operation for the DAC5571

When both bits are set to zero, the device works normally with normal power consumption of 150  $\mu$ A at 5 V. However, for the three power-down modes, the supply current falls to 200 nA at 5 V (50 nA at 3 V). Not only does the supply current fall but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the device is known while in power-down mode. There are three different options: The output is connected internally to AGND through a 1-k $\Omega$  resistor, a 100-k $\Omega$  resistor, or it is left open-circuited (high impedance). The output stage is illustrated in Figure 46.




Figure 46. Output Stage During Power Down

All linear circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power down. The time required to exit power down is typically 2.5  $\mu$ s for AV<sub>DD</sub> = 5 V and 5  $\mu$ s for AV<sub>DD</sub> = 3 V. See the Typical Characteristics section for more information.

#### **CURRENT CONSUMPTION**

The DAC5571 typically consumes 150  $\mu$ A at  $V_{DD}$  = 5 V and 120  $\mu$ A at  $V_{DD}$  = 3 V. Additional current consumption can occur due to the digital inputs if  $V_{IH}$  <<  $V_{DD}$ . For most efficient power operation, CMOS logic levels are recommended at the digital inputs to the DAC. In power-down mode, typical current consumption is 200 nA.

#### DRIVING RESISTIVE AND CAPACITIVE LOADS

The DAC5571 output stage is capable of driving loads of up to 1000 pF while remaining stable. Within the offset and gain error margins, the DAC5571 can operate rail-to-rail when driving a capacitive load. When the outputs of the DAC are driven to the positive rail under resistive loading, the PMOS transistor of each Class-AB output stage can enter into the linear region. When this occurs, the added IR voltage drop deteriorates the linearity performance of the DAC. This may occur within approximately the top 20 mV of the DAC's digital input-to-voltage output transfer characteristic.



## **OUTPUT VOLTAGE STABILITY**

The DAC5571 exhibits excellent temperature stability of 5 ppm/ $^{\circ}$ C typical output voltage drift over the specified temperature range of the device. This enables the output voltage to stay within a  $\pm 25$ - $\mu$ V window for a  $\pm 1$  $^{\circ}$ C ambient temperature change. Combined with good dc noise performance and true 8-bit differential linearity, the DAC5571 becomes a perfect choice for closed-loop control applications.

#### **APPLICATIONS**

#### **USING REF02 AS A POWER SUPPLY FOR THE DAC5571**

Due to the extremely low supply current required by the DAC5571, a possible configuration is to use a REF02 +5-V precision voltage reference to supply the required voltage to the DAC5571's supply input as well as the reference input, as shown in Figure 47. This is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V. The REF02 outputs a steady supply voltage for the DAC5571. If the REF02 is used, the current it needs to supply to the DAC5571 is 140  $\mu$ A typical. When a DAC output is loaded, the REF02 also needs to supply the current to the load. The total typical current required (with a 5-mW load on a given DAC output) is: 140  $\mu$ A + (5 mW/5 V) = 1.14 mA.

The load regulation of the REF02 is typically  $(0.005\% \times V_{DD})/mA$ , which results in an error of 0.285 mV for the 1.14-mA current drawn from it. This corresponds to a 0.015 LSB error for a 0-V to 5-V output range.




Figure 47. REF02 as Power Supply to DAC5571

#### **LAYOUT**


A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.

The power applied to  $V_{DD}$  should be well regulated and low noise. Switching power supplies and dc/dc converters often has high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output.

As with the GND connection,  $V_{DD}$  should be connected to a +5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 1- $\mu$ F to 10- $\mu$ F and 0.1- $\mu$ F bypass capacitors are strongly recommended. In some situations, additional bypassing may be required, such as a 100- $\mu$ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the +5-V supply, removing the high-frequency noise.

# DBV (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated