

3-V TO 6-V INPUT, 1.5-A OUTPUT SYNCHRONOUS-BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

FEATURES

- Integrated MOSFET Switches for High Efficiency at 1.5-A Continuous Output Source or Sink Current
- 0.9-V to 3.3-V Adjustable Output Voltage With 1% Accuracy
- Externally Compensated for Design Flexibility
- Fast Transient Response
- Wide PWM Frequency: Fixed 350 kHz, 550 kHz, or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost


APPLICATIONS


- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

DESCRIPTION

As members of the SWIFT family of dc/dc regulators, the TPS54110 low-input-voltage high-output-current synchronous-buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high-performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54110 device is available in a thermally enhanced 20-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.





ATA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD and SWIFT are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

TJ	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC HTSSOP (PWP)(1)
-40°C to 125°C	Adjustable to 0.891 V	TPS54110PWP

⁽¹⁾ The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54110PWPR). See application section of data sheet for PowerPAD drawing and layout information.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

		TPS54110	UNIT
	VIN, SS/ENA, SYNC	-0.3 to 7	V
Leaved welling as are as Al	RT	-0.3 to 6	V
Input voltage range, V _I	VSENSE	-0.3 to 4	V
	BOOT	-0.3 to 17	V
0	VBIAS, PWRGD, COMP	-0.3 to 7	V
Output voltage range, VO	PH	-0.6 to 10	V
2	PH	Internally Lir	nited
Source current, IO	COMP, VBIAS	6	mA
	PH	3.5	Α
Sink current	COMP	6	mA
	SS/ENA,PWRGD	10	mA
Voltage differential	AGND to PGND	±0.3	V
Continuous power dissipation		See Power Dis Rating Tal	
Operating virtual junction temperature range, T _J		-40 to 150	°C
Storage temperature, T _{stg}		-65 to 150	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM I	MAX	UNIT
Input voltage range, V _I	3		6	V
Operating junction temperature, T _J	-40		125	°C

PACKAGE DISSIPATION RATINGS(1) (2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T _A = 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
20-Pin PWP with solder	26.0°C/W	3.85 W(3)	2.12 W	1.54 W
20-Pin PWP without solder	57.5°C/W	1.73 W	0.96 W	0.69 W

⁽¹⁾ For more information on the PWP package, refer to TI technical brief, literature number SLMA002.

- 1. 3" × 3", 2 layers, Thickness: 0.062"
- 2. 1.5 oz copper traces located on the top of the PCB
- 3. 1.5 oz copper ground plane on the bottom of the PCB
- 4. Ten thermal vias (see recommended land pattern in application section of this data sheet)
- (3) Maximum power dissipation may be limited by overcurrent protection.

⁽²⁾ Test board conditions:



ELECTRICAL CHARACTERISTICS

 $T_J = -40$ °C to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SUPP	LY VOLTAGE, VIN						'	
	VIN input voltage range				3		6	V
		f _S = 350 kHz, SYN	NC ≤ 0.8 V, RT op	en		4.5	8.5	
	Quiescent current	f _S = 550 kHz, Pha RT open,	se pin open, SYN	$C \ge 2.5 \text{ V}$,		5.8	9.6	mA
		Shutdown,	SS/ENA = 0 V			1	1.4	
UNDE	R VOLTAGE LOCK OUT				•			
	Start threshold voltage, UVLO					2.95	3	
	Stop threshold voltage, UVLO				2.70	2.80		V
	Hysteresis voltage, UVLO					0.12		V
	Rising and falling edge deglitch, UVLO ⁽¹⁾					2.5		μs
BIAS	VOLTAGE	1					ı	-
	Output voltage, VBIAS	I _(VBIAS) = 0			2.70	2.80	2.90	V
VO	Output current, VBIAS(2)	(101110)					100	μΑ
CUMU	ILATIVE REFERENCE	1					ı	
V _{ref}	Accuracy				0.882	0.891	0.900	V
	LATION							
		IL = 0.75 A,	f _S = 350 kHz,	T ı = 85°C		0.05		%/V
	Line regulation(1) (3)	I _L = 0.75 A,	$f_S = 550 \text{ kHz},$			0.05		
	(4) (0)	I _L = 0 A to 1.5 A,		T _J = 85°C		0.01		
	Load regulation (1) (3)	I _I = 0 A to 1.5 A	$f_{S} = 550 \text{ kHz},$	T _J = 85°C		0.01		%/A
OSCIL	LATOR	1 -			1		I	
		SYNC ≤ 0.8 V,	RT open		280	350	420	
	Internally set free-running frequency range	SYNC ≥ 2.5 V,	RT open		440	550	660	kHz
		RT = 180 kΩ (1%	<u> </u>)(1)	252	280	308	
	Externally set free-running frequency range	RT = 100 kΩ (1%	resistor to AGND)	500	520	540	kHz
	, , , , ,	RT = 68 k Ω (1% resistor to AGND) ⁽¹⁾		663	700	762		
	High-level threshold voltage, SYNC				2.5			V
	Low-level threshold voltage, SYNC						0.8	V
	Pulse duration, SYNC ⁽¹⁾				50			ns
	Frequency range, SYNC ⁽¹⁾				330		700	kHz
	Ramp valley(1)					0.75		V
	Ramp amplitude (peak-to-peak) ⁽¹⁾					1		V
	Minimum controllable on time(1)						200	ns
	Maximum duty cycle				90%			

⁽¹⁾ Specified by design
(2) Static resistive loads only
(3) Specified by the circuit used in Figure 9.




ELECTRICAL CHARACTERISTICS (continued) $T_J = -40^{\circ}C$ to 125°C, VIN = 3 V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	AMPLIFIER					
	Error-amplifier open loop voltage gain	1 kΩ COMP to AGND ⁽¹⁾	90	110		dB
	Error-amplifier unity gain bandwidth	Parallel 10 kΩ, 160 pF COMP to AGND (1)	3	5		MHz
	Error-amplifier common-mode input voltage range	Powered by internal LDO(1)	0		VBIAS	V
I _{IB}	Input bias current, VSENSE	VSENSE = V _{ref}		60	250	nA
VO	Output voltage slew rate (symmetric), COMP(1)			1.2		V/μs
PWM C	OMPARATOR					
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead time)	10 mV overdrive ⁽¹⁾		70	85	ns
SLOW-S	START/ENABLE					
	Enable threshold voltage, SS/ENA		0.82	1.20	1.40	V
	Enable hysteresis voltage, SS/ENA ⁽¹⁾			0.03		V
	Falling-edge deglitch, SS/ENA ⁽¹⁾			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0 V	3	5	8	μΑ
	Discharge current, SS/ENA	SS/ENA = 1.3 V, V _I = 1.5 V	1.5	2.3	4	mA
POWER	R GOOD					
	Power-good threshold voltage	VSENSE falling		93		%V _{ref}
	Power-good hysteresis voltage(1)			3		%V _{ref}
	Power-good falling-edge deglitch ⁽¹⁾			35		μs
	Output saturation voltage, PWRGD	I _(sink) = 2.5 mA		0.18	0.30	V
	Leakage current, PWRGD	V _I = 5.5 V			1	μΑ
CURRE	NT LIMIT					
		$V_I = 3 \text{ V}$, output shorted(1)		3.0		
	Current-limit trip point	V _I = 6 V, output shorted ⁽¹⁾		3.5		Α
	Current-limit leading edge blanking time			100		ns
	Current-limit total response time			200		ns
THERM	AL SHUTDOWN	•	•			
	Thermal-shutdown trip point(1)		135	150	165	°C
	Thermal-shutdown hysteresis ⁽¹⁾			10		°C
OUTPU	T POWER MOSFETS					
		$I_{O} = 1.5 \text{ A}, \qquad V_{I} = 6 \text{ V}(2)$		240	480	
rDS(on)	Power MOSFET switches(3)	$I_{O} = 1.5 \text{ A},$ $V_{I} = 3 \text{ V}(2)$	+	345	690	mΩ

⁽¹⁾ Specified by design
(2) Matched MOSFETs, low side r_{DS(on)} production tested, high side r_{DS(on)} specified by design
(3) Includes package and bondwire resistance



PIN ASSIGNMENTS




Terminal Functions

TERMINAL		DESCRIPTION				
NAME	NO.	DESCRIPTION				
AGND	1	Analog ground—internally connected to the sensitive analog-ground circuitry. Connect to PGND and PowerPAD.				
BOOT	5	Bootstrap input. 0.022 - μF to 0.1 - μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.				
COMP	3	Error amplifier output. Connect compensation network from COMP to VSENSE.				
PGND	11–13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the nput and output supply returns, and negative terminals of the input and output capacitors. Connect to AGND and PowerPAD.				
PH	6–10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.				
PWRGD	4	Power-good open drain output. High when VSENSE \geq 93% V_{ref} , low. Note that output is low when SS/ENA is low or internal shutdown signal active.				
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f _S .				
SS/ENA	18	Slow-start/enable input/output. Dual-function pin that provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.				
SYNC	19	Synchronization input. Dual-function pin that provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.				
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR 0.1-μF to 1.0-μF ceramic capacitor.				
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-μF to 10-μF ceramic capacitor.				
VSENSE	2	Error amplifier inverting input.				





FUNCTIONAL BLOCK DIAGRAM






TYPICAL CHARACTERISTICS









APPLICATION INFORMATION

Figure 9 shows the schematic diagram for a typical TPS54110 application. The TPS54110 can provide up to 1.5 A of output current at a nominal output voltage of 3.3 V. For proper thermal performance, the exposed PowerPAD underneath the device must be soldered down to the printed-circuit board.




Figure 9. Application Schematic

DESIGN PROCEDURE

The following design procedure can be used to select component values for the TPS54110. Alternately, the SWIFT Designer Software can be used to generate a complete design. The SWIFT Designer Software uses an iterative design procedure to access a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

DESIGN PARAMETERS

The required parameters to begin the design process and values for this design example are listed in Table 1.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4.5 to 5.5 V
Output voltage	3.3 V
Input ripple voltage	100 mV
Output ripple voltage	30 mV
Output current rating	1.5 A
Operating frequency	700 kHz

As an additional constraint, the design is set up to be small size and low component height.

SWITCHING FREQUENCY

The switching frequency is set within the range of 280 kHz to 700 kHz by connecting a resistor from the RT pin to AGND. Equation (1) is used to determine the proper RT value.

$$RT(k\Omega) = \frac{100 \times 500 \text{ kHz}}{f_{S(kHz)}}$$
(1)

In this example, the timing-resistor value chosen for R4 is 71.5 k Ω , setting the switching frequency to 700 kHz.

Alternately, the TPS54110 can be set to preprogrammed switching frequencies of 350 kHz or 550 kHz by connecting pins RT and SYNC as shown in Table 2.

Table 2. Selecting the Switching Frequency

FREQUENCY	RT	SYNC
350 kHz	Float	Float or AGND
550 kHz	Float	≥ 2.5 V



INPUT CAPACITORS

The TPS54110 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The minimum value for the decoupling capacitor, C9, is 10 uF. A high quality ceramic type X5R or X7R with a voltage rating greater than the maximum input voltage is recommended. A bulk input capacitor may be needed, especially if the TPS54110 circuit is not located within approximately 2 inches from the input voltage source. The capacitance value is not critical, but the voltage rating must be greater than the maximum input voltage including ripple voltage. The capacitor must filter the input ripple voltage to acceptable levels.

Input ripple voltage can be approximated by equation 2:

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}(\text{MAX})} \times 0.25}{C_{\text{BULK}} \times f_{\text{sw}}} + \left(I_{\text{OUT}(\text{MAX})} \times \text{ESR}_{\text{MAX}}\right)$$
 (2)

Where

IOUT(MAX) is the maximum load current,

 f_{SW} is the switching frequency,

C_{BULK} is the bulk capacitor value and

 $\mathsf{ESR}_{\mathsf{MAX}}$ is the maximum series resistance of the bulk capacitor.

Worst-case RMS ripple current is approximated by equation 3:

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2}$$
 (3)

In this case the input ripple voltage is 66 mV with a 10-uF bulk capacitor. Figure 15 shows the measured ripple waveform. The RMS ripple current is 0.75 A. The maximum voltage across the input capacitors is $V_{\text{INMAX}} + \Delta V_{\text{IN}}/2$. The bypass capacitor and input bulk capacitor are each rated for 6.3 V and a ripple-current capacity of 1.5 A, providing some margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

OUTPUT FILTER COMPONENTS

Two components, L1 and C2, are selected for the output filter. Since the TPS54110 is an externally-compensated device, a wide range of filter-component types and values are supported.

Inductor Selection

Use equation 4 to calculate the minimum value of the output inductor:

$$L_{MIN} = \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times F_{SW}}$$
(4)

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. For designs using low-ESR capacitors such as ceramics, use $K_{IND} = 0.2$. When using higher ESR output capacitors, $K_{IND} = 0.1$ yields better results. If higher ripple currents can be tolerated, K_{IND} can be increased allowing for a smaller output-inductor value.

This example design uses $K_{ND} = 0.2$, yielding a minimum inductor value of 6.29 uH. The next-higher standard value of 6.8 uH is chosen for this design. If a lower inductor value is desired, a larger amount of ripple current must be tolerated.

The RMS-current and saturation-current ratings of the output filter inductor must not be exceeded. The RMS inductor current can be found from equation 5:

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)}^{-V} - V_{OUT}\right)}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \right)^2}$$
 (5)

The peak inductor current is determined from equation 6:

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}}$$
(6)

For this design, the RMS inductor current is 1.503 A and the peak inductor current is 1.673 A. The inductor chosen is a Coilcraft DS3316P-682 6.8 μ H. It has a saturation-current rating of 2.8 A and an RMS current rating of 2.2 A, easily meeting these requirements.

Capacitor Selection

The important design parameters for the output capacitor are dc voltage, ripple current, and equivalent series resistance (ESR). The dc-voltage and ripple-current ratings must not be exceeded. The ESR rating is important because along with the inductor current it determines the output ripple voltage level. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 700 kHz frequency of this design, internal circuit limitations of the TPS54110 limit the practical maximum crossover frequency to about 100 kHz. To allow adequate phase gain in the compensation network, set the LC corner frequency to approximately one decade below the closed-loop crossover frequency. This limits the minimum capacitor value for the output filter to:

$$C_{OUT(MIN)} = \frac{1}{L_{OUT}} \times \left(\frac{K}{2\pi f_{CO}}\right)^{2}$$
 (7)



where K is the frequency multiplier for the spread between f_{LC} and f_{CO} . K should be between 5 and 15, typically 10 for one decade of difference.

For a desired crossover of 60 kHz, K=10 and a 6.8 μ H inductor, the minimum value for the output capacitor is 100 μ F. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any derating factors must also be included. The maximum RMS ripple current in the output capacitor is given by equation 8:

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[\frac{V_{OUT} \times \left(V_{IN(MAX)}^{-V}OUT\right)}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times N_{C}} \right]$$
(8)

where N_C is the number of output capacitors in parallel.

The maximum ESR of the output capacitor is determined by the allowable output ripple specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter so the maximum specified ESR as listed in the capacitor data sheet is given by equation 9:

$$ESR_{MAX} = N_{C} \times \left(\frac{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8}{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)} \right) \times \Delta V_{p-p(MAX)}$$
(9)

For this design example, a single 100 μ F output capacitor is chosen for C2. The calculated RMS ripple current is 80 mA and the maximum ESR required is 87 m Ω . An example of a suitable capacitor is the Sanyo Poscap 6TPC100M, rated at 6.3 V with a maximum ESR of 45 milliohms and a ripple-current rating of 1.7 A.

Other capacitor types work well with the TPS54110, depending on the needs of the application.

COMPENSATION COMPONENTS

The external compensation used with the TPS54110 allows for a wide range of output-filter configurations. A large range of capacitor values and dielectric types are supported. The design example uses type 3 compensation consisting of R1, R3, R5, C6, C7 and C8. Additionally, R2 and R1 form a voltage-divider network that sets the output voltage. These component reference designators are the same as those used in the SWIFT Designer Software.

There are a number of different ways to design a compensation network. This procedure outlines a relatively simple procedure that produces good results with most output filter combinations. Use the SWIFT Designer Software for designs with unusually high closed-loop crossover frequencies; with low-value, low-ESR output capacitors such as ceramics; or if you are unsure about the design procedure.

A number of considerations apply when designing compensation networks for the TPS54110. The compensated error-amplifier gain must not be limited by the open-loop amplifier gain characteristics and must not produce excessive gain at the switching frequency. Also, the closed-loop crossover frequency must be set less than one fifth of the switching frequency, and the phase margin at crossover must be greater than 45 degrees. The general procedure outlined here meets these requirements without going into great detail about the theory of loop compensation.

First, calculate the output filter LC corner frequency using equation 10:

$$f_{LC} = \frac{1}{2\pi \sqrt{L_{OUT}^{C}_{OUT}}}$$
 (10)

For the design example, $f_{LC} = 6103$ Hz.

Choose a closed-loop crossover frequency greater than f_{LC} and less than one fifth of the switching frequency. Also, keep the crossover frequency below 100 kHz, as the error amplifier may not provide the desired gain at higher frequencies. The 60-kHz crossover frequency chosen for this design provides comparatively wide loop bandwidth while still allowing adequate phase boost to ensure stability.

Next, the values for the compensation components that set the poles and zeros of the compensation network are calculated. Assuming an R1 value > than R5 and a C6 value > C7, the pole and zero locations are given by equations 11 through 14:

$$f_{Z1} = \frac{1}{2\pi R3C6}$$
 (11)

$$f_{Z2} = \frac{1}{2\pi R1C8} \tag{12}$$

$$f_{P1} = \frac{1}{2\pi R5C8} \tag{13}$$

$$f_{P2} = \frac{1}{2\pi R3C7} \tag{14}$$

Additionally there is a pole at the origin, which has unity gain at a frequency:

$$f_{\text{INT}} = \frac{1}{2\pi R1C6} \tag{15}$$

This pole is used to set the overall gain of the compensated error amplifier and determines the closed loop crossover frequency. Since R1 is given as 10 k Ω and the crossover frequency is selected as 60 kHz, the desired f_{INT} is calculated from equation 16:

$$f_{\text{INT}} = \frac{10^{-0.74} \times f_{\text{CO}}}{2}$$
 (16)

And the value for C6 is given by equation 17:



$$C6 = \frac{1}{2\pi R1f_{INT}}$$
 (17)

Since C6 is calculated to be 2900 pF, and the location of the integrator crossover frequency is important in setting the overall loop crossover, adjust the value of R1 so that C6 is a standard value of 2700 pF, using equation 18:

$$R1 = \frac{1}{2\pi C6f_{LC}} \tag{18}$$

The value for R1 is 10.7 $K\Omega$

The first zero, f_{Z1} is located at one half the output filter LC corner frequency, so R3 is calculated from:

$$R3 = \frac{1}{\pi C6f_{LC}} \tag{19}$$

The second zero, f_{Z2} is located at the output filter LC corner frequency, so C8 is calculated from:

$$C8 = \frac{1}{2\pi R1 f_{LC}} \tag{20}$$

The first pole, f_{P1} is located to coincide with output filter ESR zero frequency. This frequency is given by:

$$f_{\mathsf{ESR0}} = \frac{1}{2\pi \mathsf{R}_{\mathsf{ESR}}^{\mathsf{C}} \mathsf{OUT}} \tag{21}$$

where $R_{\mbox{\footnotesize ESR}}$ is the equivalent series resistance of the output capacitor.

In this case, the ESR zero frequency is 35.4 kHz, and R5 is calculated from:

$$R5 = \frac{1}{2\pi C8 f} ESR$$
 (22)

The final pole is placed at a frequency high enough above the closed-loop crossover frequency to avoid causing an excessive phase decrease at the crossover frequency while still providing enough attenuation so that there is little or no gain at the switching frequency. The f_{P2} pole location for this circuit is set to 4 times the closed-loop crossover frequency and the last compensation component value C7 is derived:

$$C7 = \frac{1}{8\pi R3f_{CO}}$$
 (23)

Finally, calculate the R2 resistor value for the output voltage of 3.3 V using equation 24:

$$R2 = \frac{R1 \times 0.891}{V_{OUT}^{-0.891}}$$
 (24)

For this TPS54110 design, use R1 = 10.7 k Ω instead of 10.0 k Ω . R2 is then 3.92 k Ω .

Since capacitors are only available in a limited range of standard values, the nearest standard value was chosen for each capacitor. The measured closed-loop response for this design is shown in Figure 19.

BIAS AND BOOTSTRAP CAPACITORS

Every TPS54110 design requires a bootstrap capacitor (C3), and a bias capacitor (C4). The bootstrap capacitor must be between 0.022 μF and 0.1 μF . This design uses 0.047 μF . The bootstrap capacitor is located between the PH pins and BOOT. The bias capacitor is connected between the VBIAS pin and AGND. Recommended values are 0.1 μF to 1.0 μF . This design uses 0.1 μF . Use high-quality ceramic capacitors with X7R or X5R grade dielectric for temperature stability. Place them as close to the device pins as possible.



GROUNDING AND PowerPAD LAYOUT

The TPS54110 has two internal grounds (analog and power). Inside the TPS54110, the analog ground connects all noise-sensitive signals, while the power ground connects the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54110, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. Tie these two planes together directly at the IC to reduce noise between the two grounds. The only components that tie directly to the power-ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54110. The layout of the TPS54110 evaluation module represents recommended layout for a 2-layer board. Documentation for the TPS54110 evaluation module is obtained from the Texas Instruments web site under the TPS54110 product folder and in the application note, TI literature number SLVA109.

LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipation area. A 3-inch-by-3-inch plane of 1-ounce copper recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available. Connect the PowerPAD to the largest area available. Additional areas on the top or bottom layers also help dissipate heat. Use any area available when 1.5-A or greater operation is desired. Connect the exposed area of the PowerPAD to the analog ground-plane layer with 0.013-inch-diameter vias to avoid solder wicking through the vias. An adequate design includes six vias in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias in areas not under the device package enhance thermal performance.




Figure 10. Recommended Land Pattern for 20-Pin PWP PowerPAD



Figure 17

PERFORMANCE GRAPHS

All performance data shown for $V_I = 5$ V, $V_O = 3.3$ V, $f_S = 700$ kHz, $T_A = 25$ °C, Figure 9




Figure 18 Figure 19



Very-small form-factor application





Figure 20. Small Form-Factor Reference Design


Figure 20 shows an application schematic for a TPS54110 application designed for extremely small size. To achieve this goal, the design procedure given in the previous application circuit is modified. For example, in order to use a small-footprint Coilcraft DO3314-103MX inductor, the maximum-allowable inductor ripple current was increased above that normally specified. A small 0805 10- μ F ceramic capacitor is used in the output filter. All the additional components are 0402 case size.



All performance data shown for V_I = 5 V, V_O = 1.5 V, F_S = 700 kHz, T_A = 25°C, Figure 20



OUTPUT VOLTAGE TRANSIENT RESPONSE








Figure 27 Figure 28



TWO-OUTPUT SEQUENCED-STARTUP APPLICATION




Figure 29. TPS54110 Sequencing Application Circuit

In Figure 29, the power-good output of U1 is used as a sequencing signal in a two-output design. Connecting the PWRGD pin of U1 to the SS/ENA pin of U2 causes the 1.5-V output to ramp up after the 3.3-V output is within regulation. Figure 30 shows the startup waveforms associated with this circuit.

When V_{IN} reaches the UVLO-start threshold, the U1 output ramps up towards the 3.3-V set point. After the output reaches 90 percent of 3.3 V, the U1 asserts the power-good signal driving the U2 SS/ENA input high. The output of U2 then ramps up towards the final output set point of 1.5 V.




Figure 30. Sequencing Start Up Waveforms



DETAILED DESCRIPTION Under Voltage Lock Out (UVLO)

The TPS54110 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5- μs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5- μ s falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \mu A}$$
 (25)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (26)

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over

temperature. Place the bypass capacitor close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

Voltage Reference

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54110, since it cancels offset errors in the scale and error amplifier circuits.

Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor from the RT pin to ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ kHz}$$
 (27)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. Table 3 summarizes the frequency selection configurations.

Table 3. Summary of the Frequency Selection Configurations

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k to 180 k
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchronization frequency

Error Amplifier

The high-performance, wide-bandwidth, voltage error amplifier sets the TPS54110 apart from most dc/dc converters. The user is given the flexibility to use a wide



range of output L- and C-filter components to suit the particular application needs. Type-2 or type-3 compensation can be employed using external compensation components.

PWM Control

Signals from the error-amplifier output, oscillator, and current-limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current-limit threshold, the PWM-comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error-amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error-amplifier output is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as V_{ref}. If the error-amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54110 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current-limit comparator remains tripped longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error-amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor, and consequently the output current. This process is repeated each cycle that the current-limit comparator is tripped.

Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the

turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate-drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side driver is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external-component count.

Overcurrent Protection

Cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current-limit threshold. A 100-ns leading-edge blanking circuit prevents false tripping of the current limit. Current-limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current-sink operation is provided by thermal shutdown.

Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal-shutdown trip point, and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. In a persistent-fault condition, the device cycles continuously; starting up under control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal-shutdown point.

Power Good (PWRGD)


The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 7% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or if thermal shutdown asserts. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 93% of V_{ref}, the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V_{ref} and a 35- μ s falling-edge deglitch circuit prevent tripping of the power-good comparator due to high frequency noise.



PCB LAYOUT CONSIDERATIONS

The VIN pins are connected together on the printed board (PCB) and bypassed with a low-ESR ceramic bypass capacitor. Minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54110 ground pins. The recommended bypass capacitor is 10-µF (minimum) ceramic with X5R or X7R dielectric. The optimum placement is closest to the VIN pins and the AGND and PGND pins. See Figure 31 for an example layout. It has an area of ground on the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. Tie the AGND and PGND pins to the PCB ground area under the device as shown. Use a separate wide trace for the analog-ground path, connecting the voltage set-point divider, timing resistor RT, slow-start capacitor and bias-capacitor grounds. Tie the PH pins together and route to the output inductor. Since the PH connection is the switching node, locate the inductor very close to the PH

pins, and minimize the area of the conductor to prevent excessive capacitive coupling. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. Connect the output-filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout and PGND as small as is practical. Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pin-out, they must be somewhat closely routed while maintaining as much separation as possible, yet keeping the layout compact. Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace as well.




VIA to Ground Plane

Figure 31. PC Board Layout Example

PWP (R-PDSO-G**) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated