SN74GTLPH306 8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER

DGV, DW, OR PW PACKAGE

SCES284E - OCTOBER 1999 - REVISED AUGUST 2001

- TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTLP Outputs (50 mA)
- LVTTL Outputs (-24 mA/24 mA)
- GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on A-Port Data Inputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

(TOP VIEW) OE 24 ∏ DIR 23 🛮 V_{REF} V_{CC} 🛛 2 A1 🛮 3 22 B1 A2 🛮 4 21 B2 A3 [] 5 20 **∏** B3 A4 🛮 6 19 | B4 GND ∏7 18 **∏** GND A5 🛮 8 17 🛮 B5 A6 🛚 16 B6 A7 🛮 10 15 | B7 14 🛮 B8 A8 🛮 11 GND [13 GND 12

description

The SN74GTLPH306 is a medium-drive, 8-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OECTM circuitry, and TI-OPCTM circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .

GTLP is the Texas Instruments (TI^{TM}) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH306 is given only at the preferred higher-noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTLP ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI, and TI-OPC are trademarks of Texas Instruments.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCES284E - OCTOBER 1999 - REVISED AUGUST 2001

description (continued)

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SOIC - DW	Tube	SN74GTLPH306DW	GTLPH306
	30IC - DW	Tape and reel	SN74GTLPH306DWR	G1LPH300
	TSSOP – PW	Tape and reel	SN74GTLPH306PWR	GH306
	TVSOP – DGV	Tape and reel	SN74GTLPH306DGVR	GH306

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

functional description

The SN74GTLPH306 is an 8-bit bus transceiver and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. \overline{OE} can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.

For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.


The data flow for B to A is similar to A to B, except \overline{OE} and DIR are low.

FUNCTION TABLE

INP	UTS	OUTPUT	MODE
OE	DIR	001701	WODE
Н	Χ	Z	Isolation
L	L	B data to A port	True transparent
L	Н	A data to B port	True transparent



logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1): A port and control inputs	0.5 V to 7 V
B port and V _{RFF}	
Voltage range applied to any output in the high-impedance or power-off state, V _O	
(see Note 1): A port	0.5 V to 7 V
B port	
Current into any output in the low state, I _O : A port	
B port	
Current into any A port output in the high state, IO (see Note 2)	
Continuous current through each V _{CC} or GND	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 3): DGV package	
DW package	
PW package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES284E - OCTOBER 1999 - REVISED AUGUST 2001

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3.15	3.3	3.45	V	
\/	Termination valtage	GTL	1.14	1.2	1.26	V	
VTT	Termination voltage	GTLP	1.35	1.5	1.65	V	
\/n==	Reference voltage	GTL	0.74	0.8	0.87	V	
VREF	Reference voltage	GTLP	0.87	1	1.1	V	
\/.	Input voltage	B port			VTT	V	
VI	Input voltage	Except B port		Vcc	5.5	V	
\/	inh lovel input voltone	B port	V _{REF} +0.05			V	
VIH	High-level input voltage	Except B port	2				
\/	Law laveline work called	B port			V _{REF} -0.05	V	
V _{IL}	Low-level input voltage	Except B port			0.8	V 	
ΙK	Input clamp current				-18	mA	
lOH	High-level output current	A port			-24	mA	
1	Laurianal antonia annoma	A port			24		
lOL	Low-level output current	B port			50	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V	
T _A	Operating free-air temperature		-40		85	°C	

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

- 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- 7. VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction and is activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current drain.



SCES284E - OCTOBER 1999 - REVISED AUGUST 2001

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER TEST CONDI		TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2			V
Vон	VOH A port	V 245 V	I _{OH} = -12 mA	2.4			
	V _{CC} = 3.15 V	$I_{OH} = -24 \text{ mA}$	2				
		V _{CC} = 3.15 V to 3.45 V,	I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I _{OL} = 12 mA			0.4	
VOL		VCC = 0.10 V	$I_{OL} = 24 \text{ mA}$			0.5	V
	B port	v _{CC} = 3.15 V	$I_{OL} = 40 \text{ mA}$			0.4	
	Броп	VCC = 3.13 V	$I_{OL} = 50 \text{ mA}$			0.55	
	A-port and control inputs	•	VI = 0 or VCC			±5	μΑ
ı _l ‡			V _I = 5.5 V			±20	
	B port		V _I = 0 to 1.5 V			±5	
I _{BHL} §	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ
I _{BHH} ¶	A port	V _{CC} = 3.15 V,	V _I = 2 V	-75			μΑ
IBHLO#	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	500			μΑ
Івнно	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μΑ
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			20	
ICC	A or B port	V_I (A-port or control input) = V_{CC} or GND,	Outputs low			20	mA
		V _I (B port) = V _{TT} or GND	Outputs disabled			20	
Δl _{CC} ≉		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GNE				1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4.5	5	pF
C.	A port	V _O = 3.15 V or 0			7.5	9	~ C
C _{io}	B port	V _O = 1.5 V or 0			7.5	9	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V			10	μΑ
IOZPU	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ

[‡] For I/O ports, the parameter I_I includes the off-state output leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL}max.

[¶] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH}min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH}min.

[#] An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

^{*}This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN74GTLPH306 8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER

SCES284E - OCTOBER 1999 - REVISED AUGUST 2001

hot-insertion specifications for B port over recommended operating free-air temperature range


PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V			10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_O = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_O = 0.5 \text{ V to } 1.5 \text{ V},$	OE = 0		±30	μΑ

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр†	мах	UNIT
t _{PLH}	А	В	1		7.5	ns
^t PHL	ζ	В	1		7.5	
t _{en}	ŌĒ	В	1		8	nc
^t dis	OE	В	1		8	ns
t _r	Rise time, B outputs (20% to 80%)			2.2		ns
t _f	Fall time, B outputs (80% to 20%)			2.1		ns
t _r	Rise time, A outputs (10% to 90%)			4.1		ns
t _f	Fall time, A outpu	uts (90% to 10%)		3.3		ns
^t PLH	В	А	1		7	no
^t PHL	В	Α	1		7	ns
t _{en}	ŌĒ	А	1		8	nc
t _{dis}	OE .	A	1		8	ns


[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, $Z_O = 50 \ \Omega$, $t_f \approx 2 \ ns$, $t_f \approx 2 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane

Figure 3. Medium-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$ for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	түрт	UNIT
^t PLH	٨	В	3.6	
^t PHL	A	В	4.1	ns
t _{en}	ŌĒ	В	4.4	20
^t dis	OE	В	4.6	ns
t _r	Rise time, B outputs (20% to 80%)			ns
tf	Fall time, B outpu	uts (80% to 20%)	2.2	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. All values are derived from TI-SPICE models.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated