

### **BACKUP-BATTERY SUPERVISORS FOR RAM RETENTION**

#### **FEATURES**

- Supply Current of 40 μA (Max)
- Battery-Supply Current of 100 nA (Max)
- Precision Supply Voltage Monitor 3.3 V, 5 V, Other Options on Request
- Backup-Battery Voltage Can Exceed V<sub>DD</sub>
- Power On Reset Generator With Fixed 100-ms Reset Delay Time
- Voltage Monitor For Power-Fail or Low-Battery Monitoring
- Battery Freshness Seal (TPS3619)
- Pin-For-Pin Compatible With MAX819, MAX703, and MAX704
- 8-Pin MSOP Package
- Temperature Range -40°C to 85°C

### **APPLICATIONS**

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery-Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point-of-Sale Equipment

### DESCRIPTION


The TPS3619 and TPS3620 families of supervisory circuits monitor and control processor activity by providing backup-battery switchover for data retention of CMOS RAM.

During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage (V<sub>DD</sub> or V<sub>BAT</sub>) becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V<sub>DD</sub> and keeps  $\overline{\text{RESET}}$  output active as long as V<sub>DD</sub> remains below the threshold voltage (V<sub>IT</sub>). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V<sub>DD</sub> has risen above V<sub>IT</sub>. When the supply voltage drops below V<sub>IT</sub>, the output becomes active (low) again.

The product spectrum is designed for supply voltages of 3.3 V and 5 V. The TPS3619 and TPS3620 are available in an 8-pin MSOP package and are characterized for operation over a temperature range of -40°C to 85°C.

#### 

### TYPICAL OPERATING CIRCUIT





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **PACKAGE INFORMATION**

PRODUCT	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS3619-33		AFL	TPS3619-33DGK	Tube, 80
1733019-33		AFL	TPS3619-33DGKR	Tape and Reel, 2500
TPS3619-50		AFM	TPS3619-50DGK	Tube, 80
1733019-30	-40°C to 85°C	AFIVI	TPS3619-50DGKR	Tape and Reel, 2500
TDC2020 22	-40 C to 65 C	A N II	TPS3620-33DGK	Tape and Reel, 250
TPS3620-33		ANL	TPS3620-33DGKR	Tape and Reel, 2500
TDC2620 F0			TPS3620-50DGK <sup>(1)</sup>	Tape and Reel, 250
TPS3620-50		ANM	TPS3620-50DGKR <sup>(1)</sup>	Tape and Reel, 2500

(1) Available Q4, 2004.

### STANDARD AND APPLICATION SPECIFIC VERSIONS



DEVICE NAME	NOMINAL VOLTAGE <sup>(1)</sup> , V <sub>NOM</sub>
TPS3619-33 DGK	3.3 V
TPS3619-50 DGK	5.0 V
TPS3620-33 DGK	3.3 V
TPS3620-50 DGK	5.0 V

 For other threshold voltage versions, contact the local TI sales office for availability and lead-time.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted)(1)

		UNIT
Supply voltage:	V <sub>DD</sub> (see <sup>(2)</sup> )	7 V
	MR and PFI pins (see (2))	-0.3 V to (V <sub>DD</sub> + 0.3 V)
Continuous output current:	V <sub>OUT</sub> , I <sub>O</sub>	400 mA
	All other pins, I <sub>O</sub> (see <sup>(2)</sup> )	±10 mA
Continuous total power dissipation		See Dissipation Rating Table
Operating free-air temperature range	e, T <sub>A</sub>	-40°C to 85°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C	
Lead temperature soldering 1,6 mm	260°C	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t=1000h continuously.



### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGK	470 mW	3.76 mW/°C	301 mW	241 mW

### RECOMMENDED OPERATING CONDITIONS

at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.65	5.5	V
Battery supply voltage, V <sub>BAT</sub>	1.5	5.5	V
Input voltage, V <sub>I</sub>	0	$V_{DD} + 0.3$	V
High-level input voltage, V <sub>IH</sub>	0.7 x V <sub>DD</sub>		V
Low-level input voltage, V <sub>IL</sub>		$0.3 \times V_{DD}$	V
Continuous output current at V <sub>OUT</sub> , I <sub>O</sub>		300	mA
Input transition rise and fall rate at MR		100	ns/V
Slew rate at $V_{DD}$ or $V_{BAT}$ , $\Delta t/\Delta V$		1	V/µs
Operating free-air temperature range, T <sub>A</sub>	-40	85	°C

### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
			$V_{DD} = 1.8 V,$	$I_{OH} = -400 \ \mu A$	V <sub>DD</sub> - 0.2 V				
		RESET	$V_{DD} = 3.3 \text{ V},$	I <sub>OH</sub> = -2 mA	V <sub>DD</sub> - 0.4 V			V	
\/	High-level output voltage		$V_{DD} = 5 V$ ,	I <sub>OH</sub> = -3 mA	V <sub>DD</sub> - 0.4 V				
V <sub>OH</sub>	nigh-level output voltage		$V_{DD} = 1.8 V,$	$I_{OH} = -20 \mu A$	V <sub>DD</sub> - 0.3 V				
		PFO	$V_{DD} = 3.3 V,$	$I_{OH}$ = -80 $\mu A$	V <sub>DD</sub> - 0.4 V			V	
			$V_{DD} = 5 V$ ,	$I_{OH}$ = -120 $\mu A$	V <sub>DD</sub> - 0.4 V				
			$V_{DD} = 1.8 V,$	$I_{OL}$ = -400 $\mu A$			0.2		
$V_{OL}$	Low-level output voltage	RESET PFO	$V_{DD} = 3.3 V,$	$I_{OL} = 2 \text{ mA}$			0.4	V	
			$V_{DD} = 5 V$ ,	$I_{OL} = 3 \text{ mA}$			0.4		
V <sub>res</sub>	Powerup reset voltage (see	1))	$I_{OL} = 20 \mu A, V_{BAT}$ $V_{DD} > 1.1 V$	> 1.1 V or			0.4	V	
			$I_{OUT} = 8.5 \text{ mA},$ $V_{BAT} = 0 \text{ V}$	V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> - 50 V				
	Normal mode	Normal mode		V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> - 150 V			V	
V <sub>OUT</sub>				V <sub>DD</sub> = 5 V	V <sub>DD</sub> - 200 V				
	Dattan haalum mada		$I_{OUT} = 0.5 \text{ mA},$ $V_{BAT} = 1.5 \text{ V}$	V <sub>DD</sub> = 0 V	V <sub>BAT</sub> - 20 mV			V	
	ванегу-раскир тоде	Battery-backup mode			V <sub>BAT</sub> - 113 mV			V	
_	$r_{DS(on)}$ $V_{DD}$ to $V_{OUT}$ on-resistance $V_{BAT}$ to $V_{OUT}$ on-resistance		$V_{DD} = 5 V$			0.6	1	0	
IDS(on)			$V_{DD} = 3.3 \text{ V}$			8	15	Ω	
V		TPS3619-33			2.88	2.93	3		
V <sub>IT-</sub>	Negative-going input threshold voltage (see (2))	TPS3619-50	$T_A = -40^{\circ}C \text{ to } 85^{\circ}$	C	4.46	4.55	4.64		
$V_{PFI}$		PFI	1		1.13	1.15	1.17		

The lowest supply voltage at which RESET becomes active.  $t_{r,VDD} \ge 15 \ \mu s/V$ . To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1  $\mu F$ ) should be placed near the supply terminals.



### **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
			1.65 V < V <sub>IT</sub> < 2.5	5 V		20		
		V <sub>IT</sub>	2.5 V < V <sub>IT</sub> < 3.5	V		40		
V <sub>hys</sub>	Hysteresis		3.5 V < V <sub>IT</sub> < 5.5	V		60		mV
v nys	Trystorosis	PFI				12		111 V
		VBSW (see	V <sub>DD</sub> = 1.8 V			55		
I <sub>IH</sub>	High-level input current	МБ	$\overline{MR} = 0.7 \times V_{DD}$	., 5.,	-33		-76	
I <sub>IL</sub>	Low-level input current	── MR	$\overline{MR} = 0 \text{ V}$	$\overline{MR} = 0 \text{ V}$ $V_{DD} = 5 \text{ V}$			-255	μΑ
I <sub>I</sub>	Input current	PFI			-25		25	nA
			V <sub>DD</sub> = 1.8 V			-0.3		
Ios	Short-circuit current	rent PFO	PFO = 0 V	$V_{DD} = 3.3 \text{ V}$			-1.1	mA
				V <sub>DD</sub> = 5 V			-2.4	
	V supply surrent		$V_{OUT} = V_{DD}$				40	
I <sub>DD</sub>	V <sub>DD</sub> supply current		$V_{OUT} = V_{BAT}$			40		μΑ
	V augustu august		$V_{OUT} = V_{DD}$		-0.1		0.1	
I <sub>(BAT)</sub>	v <sub>BAT</sub> supply current	V <sub>BAT</sub> supply current		$V_{OUT} = V_{BAT}$			0.5	μΑ
Ci	Input capacitance		V <sub>I</sub> = 0 V to 5 V			5		pF

<sup>(3)</sup> For  $V_{DD}$  < 1.6 V,  $V_{OUT}$  switches to  $V_{BAT}$  regardless of  $V_{BAT}$ .

### **TIMING REQUIREMENTS**

at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = -40°C to 85°C

PARAMETER		1	TEST CONDITIONS		TYP	MAX	UNIT
	Pulse width	at V <sub>DD</sub>	$V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$	6			μs
ı <sub>w</sub>	Puise width	at MR	$V_{DD} = V_{IT} + 0.2 \text{ V}, V_{IL} = 0.3 \text{ x } V_{DD}, V_{IH} = 0.7 \text{ x } V_{DD}$	100			ns


### **SWITCHING CHARACTERISTICS**

at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub>= 50 pF, T<sub>A</sub>= -40°C to 85°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d</sub>	Delay time		$V_{DD} \ge V_{IT}$ + 0.2 V, $\overline{MR} \ge$ 0.7 x $V_{DD}$ See timing diagram	60	100	140	ms
		V <sub>DD</sub> to RESET	$V_{IL} = V_{IT} - 0.2 \text{ V}, V_{IH} = V_{IT} + 0.2 \text{ V}$		2	5	
t <sub>PHL</sub>	Propagation (delay) time,	PFI to PFO delay	$V_{IL} = V_{PFI} - 0.2 \text{ V}, V_{IH} = V_{PFI} + 0.2 \text{ V}$		3	5	μs
THE	high-to-low level output	MR to RESET	$\begin{aligned} V_{DD} & \geq V_{IT} + \ 0.2 \ V, \ V_{IL} = \ 0.3 \ x \ V_{DD}, \\ V_{IH} & = \ 0.7 \ x \ V_{DD} \end{aligned}$		0.1	1	F-0



### **TIMING DIAGRAM**



### **FUNCTION TABLE**

$V_{DD} > V_{IT}$	$V_{DD} > V_{BAT}$	MR	V <sub>OUT</sub>	RESET
0	0	0	$V_{BAT}$	0
0	0	1	$V_{BAT}$	0
0	1	0	$V_{DD}$	0
0	1	1	$V_{DD}$	0
1	0	0	$V_{DD}$	0
1	0	1	$V_{DD}$	1
1	1	0	$V_{DD}$	0
1	1	1	$V_{DD}$	1


PFI > V <sub>PFI</sub>	PFO
0	0
1	1
CONDITION.: V	<sub>DD</sub> > V <sub>DD</sub> _MIN



### **TERMINAL FUNCTIONS**

TER	TERMINAL		DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
GND	3	1	Ground			
MR	6	1	Manual reset input			
PFI	4	1	Power-fail comparator input			
PFO	5	0	Power-fail comparator output			
RESET	7	0	Active-low reset output			
$V_{BAT}$	8	- 1	Backup-battery input			
$V_{DD}$	2	1	Input supply voltage			
V <sub>OUT</sub>	1	0	Supply output			

### **FUNCTIONAL BLOCK DIAGRAM**





### TYPICAL CHARACTERISTICS





Figure 1.



# STATIC DRAIN-SOURCE ON-STATE RESISTANCE (V<sub>BAT</sub> to V<sub>OUT</sub>) vs OUTPUT CURRENT




Figure 2.

### NORMALIZED THRESHOLD AT RESET vs FREE-AIR TEMPERATURE





Figure 4.



### **TYPICAL CHARACTERISTICS (continued)**

### HIGH-LEVEL OUTPUT VOLTAGE AT RESET



## HIGH-LEVEL OUTPUT VOLTAGE AT PFO vs HIGH-LEVEL OUTPUT CURRENT





Figure 7.

## HIGH-LEVEL OUTPUT VOLTAGE AT RESET vs HIGH-LEVEL OUTPUT CURRENT



### HIGH-LEVEL OUTPUT VOLTAGE AT PFO vs HIGH-LEVEL OUTPUT CURRENT





Figure 8.



### **TYPICAL CHARACTERISTICS (continued)**

### LOW-LEVEL OUTPUT VOLTAGE AT RESET vs



### $\underset{vs}{\text{MINIMUM PULSE DURATION AT }V_{DD}}$






Figure 11.

## LOW-LEVEL OUTPUT VOLTAGE AT RESET vs LOW-LEVEL OUTPUT CURRENT



#### MINIMUM PULSE DURATION AT PFI VS THRESHOLD OVERDRIVE AT PFI



Minimum Pulse Duration at PFI –  $\,\mu$ S

Figure 12.



### **DETAILED DESCRIPTION**

### **Battery Freshness Seal (TPS3619)**

The battery freshness seal of the TPS3619 family disconnects the backup-battery from internal circuitry until it is needed. This function prevents the backup-battery from being discharged unitl the final product is put to use. The following steps explain how to enable the freshness seal mode.

- 1. Connect  $V_{BAT}$  ( $V_{BAT} > V_{BAT}$  min)
- 2. Ground PFO
- 3. Connect PFI to  $V_{DD}$  (PFI =  $V_{DD}$ )
- 4. Connect  $V_{DD}$  to power supply  $(V_{DD} > V_{IT})$  and keep connected for 5 ms < t < 35 ms

The battery freshness seal mode is automatically removed by the positive-going edge of  $\overline{RESET}$  when  $V_{DD}$  is applied.

### Power-Fail Comparator (PFI and PFO)


An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold  $V_{\text{IT}(PFI)}$  of typical 1.15 V, the power-fail output (PFO) goes low. If  $V_{\text{IT}(PFI)}$  goes above  $V_{\text{(PFI)}}$ , plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above  $V_{\text{(PFI)}}$ . The sum of both resistors should be about 1 M $\Omega$ , to minimize power consumption and also to assure that the current in the PFI pin can be ignored compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and PFO left unconnected.

### **Backup-Battery Switchover**

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup battery is installed at  $V_{BAT}$ , the device automatically switches the connected RAM to backup power when  $V_{DD}$  fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than  $V_{DD}$ , these supervisors do not connect  $V_{BAT}$  to  $V_{OUT}$  when  $V_{BAT}$  is greater than  $V_{DD}$ .  $V_{BAT}$  only connects to  $V_{OUT}$  (through a 15- $\Omega$  switch) when  $V_{DD}$  falls below  $V_{IT}$  and  $V_{BAT}$  is greater than  $V_{DD}$ . When  $V_{DD}$  recovers, switchover is deferred either until  $V_{DD}$  crosses  $V_{BAT}$ , or until  $V_{DD}$  rises above the reset threshold  $V_{IT}$ .  $V_{OUT}$  connects to  $V_{DD}$  through a 1- $\Omega$  (max) PMOS switch when  $V_{DD}$  crosses the reset threshold.

FUNCTION TABLE					
V <sub>DD</sub> > V <sub>BAT</sub>	V <sub>DD</sub> > V <sub>IT</sub>	V <sub>out</sub>			
1	1	$V_{DD}$			
1	0	$V_{DD}$			
0	1	$V_{DD}$			
0	0	$V_{BAT}$			





V<sub>BAT</sub> – Backup-Battery Supply Voltage – V

Figure 13. Normal Supply Voltage vs Backup-Battery Supply Voltage





21-Oct-2004

### **PACKAGING INFORMATION**

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
TPS3619-33DGK	ACTIVE	VSSOP	DGK	8	80
TPS3619-33DGKR	ACTIVE	VSSOP	DGK	8	2500
TPS3619-50DGK	ACTIVE	VSSOP	DGK	8	80
TPS3619-50DGKR	ACTIVE	VSSOP	DGK	8	2500
TPS3620-33DGKR	ACTIVE	VSSOP	DGK	8	2500
TPS3620-33DGKT	ACTIVE	VSSOP	DGK	8	250

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in


a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

### DGK (S-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated