
- 1 to 1.6 Gigabits Per Second (Gbps) Serializer/Deserializer (TLK2201)
- 1.2 to 1.6 Gigabits Per Second (Gbps) Serializer/Deserializer (TLK2201I)
- Low Power Consumption <200 mW at 1.25 Gbps
- LVPECL Compatible Differential I/O on High Speed Interface
- Single Monolithic PLL Design
- Support For 10 Bit Interface or Reduced Interface 5 Bit DDR (Double Data Rate) Clocking
- **Receiver Differential Input Thresholds** 200 mV Minimum

- Industrial Temperature Range From -40°C to 85°C (TLK2201I)
- **IEEE 802.3 Gigabit Ethernet Compliant**
- Advanced 0.25 µm CMOS Technology
- No External Filter Capacitors Required
- Comprehensive Suite of Built-In Testability
- **IEEE 1149.1 JTAG Support**
- 2.5-V Supply Voltage for Lowest Power Operation
- 3.3-V Tolerant on LVTTL Inputs
- **Hot Plug Protection**
- 64-Pin VQFP With Thermally Enhanced Package (PowerPAD™)



description

The TLK2201 and TLK2201I gigabit ethernet transceivers provide for ultrahigh-speed full-duplex point-to-point data transmissions. These devices are based on the timing requirements of the 10-bit interface specification by the IEEE 802.3 Gigabit Ethernet specification. The TLK2201 supports data rates from 1.0 Gbps through 1.6 Gbps and the TLK2201I supports data rates from 1.2 Gbps through 1.6 Gbps.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



description (continued)

The primary application of these devices is to provide building blocks for point-to-point baseband data transmission over controlled impedance media of 50Ω or 75Ω . The transmission media can be printed-circuit board traces, copper cables or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The TLK2201 and TLK2201I perform the data serialization, deserialization, and clock extraction functions for a physical layer interface device. The transceiver operates at 1.25 Gbps (typical), providing up to 1 Gbps of data bandwidth over a copper or optical media interface.

The TLK2201 and TLK2201I support both the defined 10-bit interface (TBI) and a reduced 5-bit interface utilizing double data rate (DDR) clocking. In the TBI mode the serializer/deserializer (SERDES) accepts 10-bit wide 8b/10b parallel encoded data bytes. The parallel data bytes are serialized and transmitted differentially at PECL compatible voltage levels. The SERDES extracts clock information from the input serial stream and deserializes the data, outputting a parallel 10-bit data byte.

In the DDR mode the parallel interface accepts 5-bit wide 8b/10b encoded data aligned to both the rising and falling edge of the reference clock. The data is clocked most significant bit first, (bits 0-4 of the 8b/10b encoded data) on the rising edge of the clock and the least significant bits (bits 5-9 of the 8b/10b encoded data) are clocked on the falling edge of the clock.

The TLK2201 and TLK2201I provide a comprehensive series of built-in tests for self-test purposes including loopback and pseudorandom binary sequence (PRBS) generation and verification. An IEEE 1149.1 JTAG port is also supported.

The TLK2201 and TLK2201I are housed in a high performance, thermally enhanced, 64-pin VQFP PowerPAD package. Use of the PowerPAD package does not require any special considerations except to note that the PowerPAD, which is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. It is recommended that the TLK2201 and TLK2201I PowerPADs be soldered to the thermal land on the board.

The TLK2201 is characterized for operation from 0° C to 70° C. The TLK2201I is characterized for operation from -40° C to 85° C.

The TLK2201 and TLK2201I use a 2.5-V supply. The I/O section is 3.3-V compatible. With the 2.5-V supply the chipset is very power-efficient, dissipating less than 200 mW typical power when operating at 1.25 Gbps.

The TLK2201 and TLK2201I are designed to be hot plug capable. A power-on reset causes RBC0, RBC1, the parallel output signal terminals, TXP, and TXN to be held in high-impedance state.


differences between TLK2201, TLK2201I, and TNETE2201

The TLK2201 and TLK2201I are the functional equivalent of the TNETE2201. There are several differences between the devices as noted below. Refer to Figure 12 in the application information section for an example of a typical application circuit.

- The V_{CC} is 2.5 V for the TLK2201 and TLK2201I vs 3.3 V for TNETE2201.
- The PLL filter capacitors on pins 16, 17, 48, and 49 of the TNETE2201 are no longer required. The TLK2201 and TLK2201I uses these pins to provide added test capabilities. The capacitors, if present, do not affect the operation of the device.
- No pulldown resistors are required on the TXP/TXN outputs.



block diagram



detailed description

data transmission

These devices support both the defined 10-bit interface (TBI) and a reduced 5-bit interface utilizing DDR clocking. When MODESEL is low, the TBI mode is selected. When MODESEL is high, the DDR mode is selected.

In the TBI mode, the transmitter portion registers incoming 10-bit wide data words (8b/10b encoded data, TD0–TD9) on the rising edge of REFCLK. The REFCLK is also used by the serializer, which multiplies the clock by a factor of 10, providing a signal that is fed to the shift register. The 8b/10b encoded data is transmitted sequentially bit 0 through 9 over the differential high-speed I/O channel.

In the DDR mode, the transmitter accepts 5-bit wide 8b/10b encoded data on pins TD0–TD4. In this mode data is aligned to both the rising and falling edges of REFCLK. The data is then formed into a 10-bit wide word and sent to the serializer. The rising edge REFCLK clocks in bit 0–4, and the falling edge of REFCLK clocks in bits 5–9. (Bit 0 is the first bit transmitted).

SLLS420C - JUNE 2000 - REVISED NOVEMBER 2001

detailed description (continued)

transmission latency

Data transmission latency is defined as the delay from the initial 10-bit word load to the serial transmission of bit 9. The minimum latency in TBI mode is 19 bit times. The maximum latency in TBI mode is 20 bit times. The minimum latency in DDR mode is 29 bit times, and maximum latency in DDR mode is 30 bit times.




Figure 1. Transmitter Latency Full Rate Mode

data reception

The receiver portion descrializes the differential serial data. The serial data is retimed based on an interpolated clock generated from the reference clock. The serial data is then aligned to the 10-bit word boundaries and presented to the protocol controller along with receive byte clocks (RBC0, RBC1).

receiver clock select mode

There are two modes of operation for the parallel busses. 1)The 10-bit (TBI) mode and 2) 5-bit (DDR) mode. When in TBI mode, there are two user-selectable clock modes that are controlled by the RBCMODE terminal. 1) Full-rate clock on RBC0 and 2) Half-rate clocks on RBC0 and RBC1. When in the DDR mode, only a full-rate clock is available on RBC0; refer to Table 1.

MODESEL	RBCMODE	MODE	FREQUENCY (TLK2201)	FREQUENCY (TLK2201I)
0	0	TBI half-rate	100–125 MHz	120–125 MHz
0	1	TBI full-rate	100–160 MHz	120–160 MHz
1	0	DDR	100–125 MHz	120–125 MHz
1	1	DDR	100-125 MHz	120-125 MHz

Table 1. Mode Selection

In the half-rate mode, two receive byte clocks (RBC0 and RBC1) are 180 degrees out of phase and operate at one-half the data rate. The clocks are generated by dividing down the recovered clock. The received data is output with respect to the two receive byte clocks (RBC0, RBC1) allowing a protocol device to clock the parallel bytes using the RBC0 and RBC1 rising edges. The outputs to the protocol device, byte 0 of the received data valid on the rising edge of RBC1. Refer to the timing diagram shown in Figure 2.



receiver clock select mode (continued)




Figure 2. Synchronous Timing Characteristics Waveforms (TBI half-rate mode)

In the normal-rate mode, only RBC0 is used and operates at full data rate (i.e., 1.25 Gbps data rate produces a 125 MHz clock). The received data is output with respect to the rising edge of RBC0. RBC1 is low in this mode. Refer to the timing diagram shown in Figure 3.




Figure 3. Synchronous Timing Characteristics Waveforms (TBI full-rate mode)

In the double data rate mode, the receiver presents the data on both the rising and falling edges of RBC0. RBC1 is low impedance. The data is clocked bit-0 first, and aligned to the rising edge of RBC0. Refer to the timing diagram shown in Figure 4.




Figure 4. Synchronous Timing Characteristics Waveforms (DDR mode)

The receiver clock interpolator can lock to the incoming data without the need for a lock-to-reference preset. The received serial data rate (RXP and RXN) is at the same baud rate as the transmitted data stream, $\pm 0.02\%$ (200 PPM) for proper operation (see page 11).

receiver word alignment

These devices use the IEEE 802.3 Gigabit Ethernet defined 10-bit K28.5 character (comma character) word alignment scheme. The following sections explain how this scheme works and how it realigns itself.

comma character on expected boundary

These devices provide 10-bit K28.5 character recognition and word alignment. The 10-bit word alignment is enabled by forcing the SYNCEN terminal high. This enables the function that examines and compares serial input data to the seven bit synchronization pattern. The K28.5 character is defined by the 8-bit/10-bit coding scheme as a pattern consisting of 0011111010 (a negative number beginning with disparity) with the 7 MSBs (0011111), referred to as the comma character. The K28.5 character was implemented specifically for aligning data words. As long as the K28.5 character falls within the expected 10-bit boundary, the received 10-bit data is properly aligned and data realignment is not required. Figure 2 shows the timing characteristics of RBC0, RBC1, SYNC and RD0–RD9 while synchronized. (Note: the K28.5 character is valid on the rising edge of RBC1).

comma character not on expected boundary

If synchronization is enabled and a K28.5 character straddles the expected 10-bit word boundary, then word realignment is necessary. Realignment or shifting the 10-bit word boundary truncates the character following the misaligned K28.5, but the following K28.5 and all subsequent data is aligned properly as shown in Figure 5. The RBC0 and RBC1 pulse widths are stretched or stalled in their current state during realignment. With this design the maximum stretch that occurs is 20 bit times. This occurs during a worst case scenario when the K28.5 is aligned to the falling edge of RBC1 instead of the rising edge. Figure 5 shows the timing characteristics of the data realignment.




Figure 5. Word Realignment Timing Characteristics Waveforms

Systems that do not require framed data may disable byte alignment by tying SYNCEN low.

When a SYNC character is detected, the SYNC signal is brought high and is aligned with the K28.5 character. The duration of the SYNC pulse is equal to the duration of the data when in TBI mode. When in DDR mode the SYNC pulse is present for the entire RBC0 period.



data reception latency

The serial to parallel data latency is the time from when the first bit arrives at the receiver until it is output in the aligned parallel word with RD0 received as first bit. The minimum latency in TBI mode is 21 bit times and the maximum latency is 31 bit times. The minimum latency in DDR mode is 27 bit times and maximum latency is 34 bit times.

data reception latency (continued)




Figure 6. Receiver Latency – TBI Normal Mode Shown

loss of signal detection

These devices have a loss of signal (LOS) detection circuit for conditions where the incoming signal no longer has sufficient voltage level to keep the clock recovery circuit in lock. The LOS is intended to be an indication of gross signal error conditions, such as a detached cable or no signal being transmitted, and not an indication of signal coding health. Under a PRBS serial input pattern, LOS is high for signal amplitudes greater than 150 mV. The LOS is low for all amplitudes below 50 mV. Between 50 mV and 150 mV, LOS is undetermined.

testability

The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable function allows for all circuitry to be disabled so that an Iddq test can be performed. The PRBS function also allows for a BIST(built-in self test). The terminal setting, TESTEN high, enables the test mode. The terminal TESTEN has an internal pulldown resistor, so it defaults to normal operation. The TESTEN is only used for factory testing, and is not intended for the end-user.

loopback testing

The transceiver can provide a self-test function by enabling (LOOPEN to high level) the internal loopback path. Enabling this function causes serial transmitted data to be routed internally to the receiver. The parallel data output can be compared to the parallel input data for functional verification. (The external differential output is held in a high-impedance state during the loopback testing.)

enable function

When held low, ENABLE disables all quiescent power in both the analog and digital circuitry. This allows an ultralow-power idle state when the link is not active.

PRBS function

These devices have a built-in 2⁷–1 PRBS function. When the PRBSEN control bit is set high, the PRBS test is enabled. A PRBS is generated and fed into the 10-bit parallel transmitter input bus. Data from the normal parallel input source is ignored during PRBS test mode. The PRBS pattern is then fed through the transmit circuitry as if it were normal data and sent out to the transmitter. The output can be sent to a (BERT) bit error rate tester or to the receiver of another TLK2201 or TLK2201I. Since the PRBS is not really random and is really a predetermined sequence of ones and zeros, the data can be captured and checked for errors by a BERT. These devices also have a built-in BERT function on the receiver side that is enabled by PRBSEN. It can receive a PRBS pattern and check for errors, and then reports the errors by forcing the SYNC/PASS terminal low. When PRBS is enabled, RBCMODE and MODESEL are ignored. The device operates in TBI mode with a full-rate clock on RBC0. The PRBS testing supports two modes (normal and latched), which are controlled by the SYNCEN input. When SYNCEN is low, the result of the PRBS bit error rate test is passed to the SYNC/PASS terminal. When SYNCEN is high the result of the PRBS verification is latched on the SYNC/PASS output (i.e., a single failure forces SYNC/PASS to remain low).

Terminal Functions

TERM	VINAL		
NAME	NO.	1/0	DESCRIPTION
SIGNAL			
TXP TXN	62 61	PECL O	Differential output transmit. TXP and TXN are differential serial outputs that interface to a copper or an optical I/F module. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low.
RXP RXN	54 52	PECL I	Differential input receive. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.
REFCLK	22	I	Reference clock. REFCLK is an external input clock that synchronizes the receiver and transmitter interface (100 MHz to 160 MHz). The transmitter uses this clock to register the input data (TD0–TD9) for serialization.
			In the TBI mode that data is registered on the rising edge of REFCLK. In the DDR mode, the data is registered on both the rising and falling edges of REFCLK with the most significant bits aligned to the rising edge of REFCLK.
TD0-TD9	2–4, 6–9, 11–13	I	Transmit data. When in the TBI mode (MODESEL = low) these inputs carry 10-bit parallel data output from a protocol device to the transceiver for serialization and transmission. This 10-bit parallel data is clocked into the transceiver on the rising edge of REFCLK and transmitted as a serial stream with TD0 sent as the first bit.
			When in the DDR mode (MODESEL = high) only TD0-TD4 are valid. The 5-bit parallel data is clocked into the transceiver on the rising and falling edge of REFCLK and transmitted as a serial stream with TD0 sent as the first bit.
RD0-RD9	45, 44, 43, 41, 40, 39, 38, 36, 35,	0	Receive data. When in TBI mode (MODESEL = low) these outputs carry 10-bit parallel data output from the transceiver to the protocol layer. The data is referenced to terminals RBC0 and RBC1, depending on the receive clock mode selected. RD0 is the first bit received.
	34		When in the DDR mode (MODESEL = high) only RD0–RD4 are valid. RD5–RD9 are held low. The 5-bit parallel data is clocked out of the transceiver on the rising edge of RBC0.
RBC0 RBC1	31 30	0	Receive byte clock. RBC0 and RBC1 are recovered clocks used for synchronizing the 10-bit output data on RD0–RD9. The operation of these clocks is dependent upon the receive clock mode selected.
			In the half-rate mode, the 10-bit output data words are valid on the rising edges of RBC0 and RBC1. These clocks are adjusted to half-word boundaries in conjunction with synchronous detect. The clocks are always expanded during data realignment and never slivered or truncated. RBC0 registers bytes 1 and 3 of received data. RBC1 registers bytes 0 and 2 of received data.
			In the normal rate mode, only RBC0 is valid and operates at 1/10 the serial data rate. Data is aligned to the rising edge.
			In the DDR mode, only RBC0 is valid and operates at 1/10 the serial data rate. Data is aligned to both the rising and falling edges.



Terminal Functions (Continued)

TERMINAL			
NAME	NO.	1/0	DESCRIPTION
SIGNAL (Cor	ntinued)		
RBCMODE	32	I P/D†	Receive clock mode select. When RBCMODE and MODESEL are low, half-rate clocks are output on RBC0 and RBC1. When MODESEL is low and RBCMODE is high, a full baud-rate clock is output on RBC0 and RBC1 is held low. When MODESEL is high, RBCMODE is ignored and a full baud-rate clock is output on RBC0 and RBC1 is held low.
SYNCEN	24	I P/U‡	Synchronous function enable. When SYNCEN is high, the internal synchronization function is activated. When this function is activated, the transceiver detects the K28.5 comma character (0011111 negative beginning disparity) in the serial data stream and realigns data on byte boundaries if required. When SYNCEN is low, serial input data is unframed in RD0 – RD9.
SYNC/PASS	47	0	Synchronous detect. The SYNC output is asserted high upon detection of the comma pattern in the serial data path. SYNC pulses are output only when SYNCEN is activated (asserted high). In PRBS test mode (PRBSEN=high), SYNC/PASS outputs the status of the PRBS test results (high=pass).
LOS	26	0	Loss of signal. Indicates a loss of signal on the high-speed differential inputs RXP and RXN. If magnitude of RXP–RXN > 150 mV, LOS = 1, valid input signal If magnitude of RXP–RXN < 150 mV and > 50 mV, LOS is undefined If magnitude of RXP–RXN < 50 mV, LOS = 0, loss of signal
MODESEL	15	I P/D [†]	Mode select. This terminal selects between the 10-bit interface and a reduced 5-bit DDR interface. When low the 10-bit interface (TBI) is selected. When pulled high, the 5-bit DDR mode is selected. The default mode is the TBI.
TEST			
LOOPEN	19	I P/D†	Loop enable. When LOOPEN is high (active), the internal loop-back path is activated. The transmitted serial data is directly routed to the inputs of the receiver. This provides a self-test capability in conjunction with the protocol device. The TXP and TXN outputs are held in a high-impedance state during the loop-back test. LOOPEN is held low during standard operational state with external serial outputs and inputs active.
TCK	49	I	Test clock. IEEE1149.1 (JTAG)
JTDI	48	I P/U‡	Test data input. IEEE1149.1 (JTAG)
JTDO	27	0	Test data output. IEEE1149.1 (JTAG)
JTRSTN	56	I P/U [‡]	Reset signal. IEEE1149.1 (JTAG)
JTMS	55	I P/U‡	Test mode select. IEEE1149.1 (JTAG)
ENABLE	28	I P/U [‡]	When this terminal is low, the device is disabled for Iddq testing. RD0 – RD9, RBCn, TXP, and TXN are high impedance. The pullup and pulldown resistors on any input are disabled. When ENABLE is high, the device operates normally.
PRBSEN	16	I P/D [†]	PRBS enable. When PRBSEN is high, the PRBS generation circuitry is enabled. The PRBS verification circuit in the receive side is also enabled. A PRBS signal can be fed to the receive inputs and checked for errors, that are reported by the SYNC/PASS terminal indicating low.
TESTEN	17	I P/D†	Manufacturing test terminal
POWER			
VDD	5, 10, 20, 23, 29, 37, 42, 50, 63	Supply	Digital logic power. Provides power for all digital circuitry and digital I/O buffers.
VDDA	53, 57, 59, 60	Supply	Analog power. VDDA provides power for the high-speed analog circuits, receiver, and transmitter
VDDPLL	18	Supply	PLL power. Provides power for the PLL circuitry. This terminal requires additional filtering.

[†] P/D = Internal pulldown ‡ P/U = Internal pullup



SLLS420C - JUNE 2000 - REVISED NOVEMBER 2001

Terminal Functions (Continued)

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
GROUND			
GNDA	51,58	Ground	Analog ground. GNDA provides a ground for the high-speed analog circuits, RX and TX.
GND	1, 14, 21, 25, 33, 46	Ground	Digital logic ground. Provides a ground for the logic circuits and digital I/O buffers.
GNDPLL	64	Ground	PLL ground. Provides a ground for the PLL circuitry.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	0.3 V to 3 V
Input voltage, V _I , (TTL)	0.5 V to 4 V
DC input voltage (I/O)	0.3 V to 3 V
Voltage range at any terminal	0.3 V to V _{DD} +0.3 V
Storage temperature, T _{sta}	
Electrostatic discharge	HBM:2 kV, CDM: 1 kV
Characterized free-air operating temperature range:	TLK2201 0°C to 70°C
	TLK2201I –40°C to 85°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	OPERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING
RCP64§	5.25 W	46.58 mW/°C	2.89 W
RCP64¶	3.17 W	23.70 mW/°C	1.74 W
RCP64 [#]	2.01 W	13.19 mW/°C	1.11 W

[‡] This is the inverse of the traditional junction-to-ambient thermal resistance ($R_{\theta JA}$).

NOTE: For more information, refer to TI application note *PowerPAD Thermally Enhanced Package*, TI literature number SLMA002.

thermal characteristics

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R _{θJA} Junction-to-free-air thermal resistance		Board-mounted, no air flow, high conductivity TI recommended test board, chip soldered or greased to thermal land	21.47			
	Board-mounted, no air flow, high conductivity TI recommended test board with thermal land but no solder or grease thermal connection to thermal land		42.20		°C/W	
		Board-mounted, no air flow, JEDEC test board		75.83		
	$R_{ heta JC}$ Junction-to-case-thermal resistance	Board-mounted, no air flow, high conductivity TI recommended test board, chip soldered or greased to thermal land				
R _θ JC Junc		Board-mounted, no air flow, high conductivity TI recommended test board with thermal land but no solder or grease thermal connection to thermal land	0.38			°C/W
		Board-mounted, no air flow, JEDEC test board		7.8		



^{§ 2} oz. Trace and copper pad with solder.

^{¶ 2} oz. Trace and copper pad without solder.

[#] Standard JEDEC high-K board

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{DD,} V _{DD(A)}		2.3	2.5	2.7	V	
Total aumah, aumant l	Frequency = 1.25 Gbps,	PRBS pattern		80		A
Total supply current I _{DD} , I _{DD} (A)	Frequency = 1.6 Gbps,	Worst case pattern [†]			111	mA
Total a successification B	Frequency = 1.25 Gbps	PRBS pattern		200		10/
Total power dissipation P _D	Frequency = 1.6 Gbps	Worst case pattern†			310	mW
Total shutdown current I _{DD} , I _{DD} (A)	Enable = 0,	Vdda , Vdd = 2.7 V			50	μΑ
Startup lock time, PLL	V_{DD} , $V_{DD(A)} = 2.5 \text{ V, EN}$	to PLL acquire			500	μs
On anoting from a sinteger pareture. To	TLK2201		0		70	00
Operating free-air temperature, T _A	TLK2201I		-40		85	°C

[†] Worst case pattern is a pattern that creates a maximum transition density on the serial transceiver.

TLK2201 reference clock (REFCLK) timing requirements over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency	Minimum data rate	TYP-0.01%	100	TYP-0.01%	MHz
Frequency	Maximum data rate	TYP-0.01%	160	TYP-0.01%	MHz
Accuracy		-100		100	ppm
Duty cycle		40%	50%	60%	
Jitter	Random plus deterministic			40	ps

TLK2201I reference clock (REFCLK) timing requirements over recommended operating conditions (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency	Minimum data rate	TYP-0.01%	120	TYP-0.01%	MHz
Frequency	Maximum data rate	TYP-0.01%	160	TYP-0.01%	MHz
Accuracy		-100		100	ppm
Duty cycle		40%	50%	60%	
Jitter	Random plus deterministic			40	ps

TTL electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -400 \mu\text{A}$	V _{DD} -0.2	2.3		V
VOL	Low-level output voltage	I _{OL} = 1 mA	GND	0.25	0.5	V
V_{IH}	High-level input voltage		1.7		3.6	V
V_{IL}	Low-level input voltage				8.0	V
lιΗ	Input high current	$V_{DD} = 2.3 \text{ V}, \qquad V_{IN} = 2.0 \text{ V}$			40	μΑ
I _I L	Input low current	$V_{DD} = 2.3 \text{ V}, \qquad V_{IN} = 0.4 \text{ V}$	-40			μΑ
C _{IN}					4	pf

transmitter/receiver characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Vod ITvD TvNI		$Rt = 50 \Omega$	600	850	1100	\/
	Vod = TxD-TxN		Rt = 75 Ω	800	1050	1200	mV
	Transmit assesses and college assesses	_	Rt = 50 Ω	1000	1250	1400	m\/
V _(cm)	Transmit common mode voltage rang	е	Rt = 75 Ω	1000	1250	1400	mV
	Receiver Input voltage requirement, Vid = RxP - RxN			200		1600	mV
	Receiver common mode voltage rang (RxP + RxN)/2	e,		1000	1250	2250	mV
I _{lkg(R)}	Receiver input leakage current			-350		350	μΑ
Cl	Receiver input capacitance					2	pF
^t (TJ)	Serial data total jitter (peak-to-peak)					0.24	UI
^t (DJ)	Serial data deterministic jitter (peak-	to-peak)	Differential output jitter, PRBS pattern, $R_{\omega} = 125 \text{ MHz}$			0.12	UI
t _r , t _f	Differential signal rise, fall time (20%	% to 80%)	R _L = 50Ω , C _L = $5 pF$, See Figures 7 and 8	100		250	ps
	Serial data jitter tolerance minimum opening, (per IEEE-802.3 specificati		Differential input jitter, Random + deterministic, R _ω = 125 MHz	0.25			UI
	Receiver data acquisition lock time f	from powerup				500	μs
	Data relock time from loss of synchr	onization				1024	Bit times
.	Tylotopay	TBI modes	See Figure 1	19		20	UI
^t d(Tx latency)	Tx latency	DDR mode		29		30	UI
	Dulatanau	TBI modes	See Figure 6	21		31	
^t d(Rx latency)	Rx latency	DDR mode		27		34	UI



 \lesssim 50 Ω 50 Ω

Figure 7. Differential and Common-Mode Output Voltage Definitions

Figure 8. Transmitter Test Setup




Figure 9. TTL Data I/O Valid Levels for AC Measurement



LVTTL output switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr(RBC)	Clock rise time		0.3		1.5	
tf(RBC)	Clock fall time	200/ to 200/ output valtage C	0.3		1.5	ns
t _r	Data rise time	80% to 20% output voltage, C = 5 pF (see Figure 9)	0.3		1.5	
t _f	Data fall time				1.5	ns
t _{su(D1)}	Data setup time (RD0RD9), Data valid prior to RBC0 rising	TBI normal mode (see Figure 3)	2.5			ns
^t h(D1)	Data hold time (RD0RD9), Data valid after RBC0 rising	TBI normal mode (see Figure 3)	2			ns
t _{su(D2)}	Data setup time (RD0RD4)	DDR mode, R_{ω} = 125 MHz (see Figure 4)	2			ns
th(D2)	Data hold time (RD0RD4)	DDR mode, R_{ω} = 125 MHz (see Figure 4)	0.8			ns
t _{su(D3)}	Data setup time (RD0RD9)	TBI half-rate mode, R_{ω} = 125 MHz (see Figure 2)	2.5			ns
th(D3)	Data hold time (RD0RD9)	TBI half-rate mode, R_{ω} = 125 MHz (see Figure 2)	1.5			ns

transmitter timing requirements over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{su(D4)}	Data setup time (TD0TD9)	TBI modes	1.6			
th(D4)	Data hold time (TD0TD9)		8.0			ns
tsu(D5)	Data setup time (TD0TD9)	DDR modes	0.7			
th(D5)	Data hold time (TD0TD9)		0.5			ns
t _r , t _f	TD[0,9] Data rise and fall time	See Figure 9			2	ns

AVAILABLE OPTIONS

7.17.112.1222 01 110110					
	PACKAGE				
TA	PLASTIC QUAD FLAT PACK (RCP)				
0°C to 70°C	TLK2201RCP				
-40°C to 85°C	TLK2201IRCP				

SLLS420C - JUNE 2000 - REVISED NOVEMBER 2001

APPLICATION INFORMATION

8B/10B transmission code

The PCS maps GMII signals into ten-bit code groups and vice versa, using an 8b/10b block coding scheme. The PCS uses the transmission code to improve the transmission characteristics of information to be transferred across the link. The encoding defined by the transmission code ensures that sufficient transitions are present in the PHY bit stream to make clock recovery possible in the receiver. Such encoding also greatly increases the likelihood of detecting any single or multiple bit errors that may occur during transmission and reception of information. The 8b/10b transmission code specified for use has a high transition density, is run length limited, and is dc-balanced. The transition density of the 8b/10b symbols ranges from 3 to 8 transitions per symbol. The definition of the 8b/10b transmission code is specified in IEEE 802.3 Gigabit Ethernet and ANSI X3.230-1994 (FC–PH), clause 11.

8b/10b transmission code uses letter notation describing the bits of an unencoded information octet. The bit notation of A,B,C,D,E,F,G,H for an unencoded information octet is used in the description of the 8b/10b transmission code-groups, where A is the LSB. Each valid code group has been given a name using the following convention: /Dx.y/ for the 256 valid data code-groups and /Kx.y/ for the special control code-groups, where y is the decimal value of bits EDCBA and x is the decimal value of bits HGF (noted as K<HGF.EDCBA>). Thus, an octet value of FE representing a code-group value of K30.7 would be represented in bit notation as 111 11110.



APPLICATION INFORMATION




Figure 10. High-Speed I/O Directly-Coupled Mode




Figure 11. High-Speed I/O AC-Coupled Mode

APPLICATION INFORMATION




Figure 12. Typical Application Circuit (AC mode)

designing with PowerPAD

The TLK2201 and TLK2201I are housed in a high performance, thermally enhanced, 64-pin VQFP (RCP64) PowerPAD package. Use of the PowerPAD package does not require any special considerations except to note that the PowerPAD, which is an exposed die pad on the bottom of the device, is a metallic thermal and electrical conductor. Therefore, if not implementing PowerPAD PCB features, the use of solder masks (or other assembly techniques) may be required to prevent any inadvertent shorting by the exposed PowerPAD of connection etches or vias under the package. It is strongly recommended that the PowerPAD be soldered to the thermal land. The recommended convention, however, is to not run any etches or signal vias under the device, but to have only a grounded thermal land as explained below. Although the actual size of the exposed die pad may vary, the minimum size required for the keepout area for the 64-pin PFP PowerPAD package is 8 mm × 8 mm.



APPLICATION INFORMATION

designing with PowerPAD (continued)

It is recommended that there be a thermal land, which is an area of solder-tinned-copper, underneath the PowerPAD package. The thermal land varies in size depending on the PowerPAD package being used, the PCB construction, and the amount of heat that needs to be removed. In addition, the thermal land may or may not contain numerous thermal vias depending on PCB construction.

Other requirements for thermal lands and thermal vias are detailed in the TI application note *PowerPAD Thermally Enhanced Package Application Report*, TI literature number SLMA002, available via the TI Web pages beginning at URL: http://www.ti.com.




Figure 13. Example of a Thermal Land


For the TLK2201, this thermal land must be grounded to the low-impedance ground plane of the device. This improves not only thermal performance but also the electrical grounding of the device. It is also recommended that the device ground pin landing pads be connected directly to the grounded thermal land. The land size must be as large as possible without shorting device signal pins. The thermal land may be soldered to the exposed PowerPAD using standard reflow soldering techniques.

While the thermal land may be electrically floated and configured to remove heat to an external heat sink, *it is recommended* that the thermal land be connected to the low-impedance ground plane for the device. More information may be obtained from the TI application note *PHY Layout*, TI literature number SLLA020.

MECHANICAL DATA

RCP (S-PQFP-G64)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265