SCLS589 - AUGUST 2004

- Can Be Used as Two 16-Bit Counters or a Single 32-Bit Counter
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 25 ns at 5 V (RCLK to Y)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.7 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >4.4 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### N OR PW PACKAGE (TOP VIEW) 20 NCC CLKA [ CLKB [ 19 **∏** Y0 GAL [ 18 TY1 3 GAU [ 17 TY2 GBL [ 5 16 TY3 GBU [ 6 15 RCLK [ 14 ΠY5 **RCOA** 13 N Y6 CLKBEN [ 9 12 Y7 GND [ 11 TCCLR

### description/ordering information

The SN74LV8154 is a dual 16-bit binary counter with 3-state output registers, designed for 2-V to 5.5-V  $V_{CC}$  operation.

This 16-bit counter (A or B) feeds a 16-bit storage register, and each storage register is further divided into an upper byte and lower byte. The GAL, GAU, GBL, GBU inputs are used to select the byte that needs to be output at Y0–Y7. CLKA is the clock for A counter, and CLKB is the clock for B counter. RCLK is the clock for the A and B storage registers. All three clock signals are positive-edge triggered.

A 32-bit counter can be realized by connecting CLKA and CLKB together and by connecting RCOA to CLKBEN.

To ensure the high-impedance state during power up or power down,  $\overline{GAL}$ ,  $\overline{GAU}$ ,  $\overline{GBL}$ , and  $\overline{GBU}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74LV8154N	SN74LV8154N
-40°C to 85°C			SN74LV8154PW	LV8154
	TSSOP – PW	Tape and reel	SN74LV8154PWR	LV0104

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# FUNCTION TABLE (each buffer)

	INP	OUTPUT		
GAL	GAU	GBL	GBU	Yn
L	Н	Н	Н	Lower byte in A register
Н	L	Н	Н	Upper byte in A register
Н	Н	L	Н	Lower byte in B register
Н	Н	Н	L	Upper byte in B register
Н	Н	Н	Н	Z

Combinations of GAL, GAU, GBL, GBU, other than those shown above, are prohibited. If more than one input is L at the same time, the output data (Y0–Y7) may be invalid.


### timing diagram





SCLS589 - AUGUST 2004

### block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –	
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1) –	0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)–0.5 V to	$V_{CC} + 0.5 V$
Input clamp current, $I_{ K }(V_{ } < 0)$	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): N package	
PW package	83°C/W
Storage temperature range, T <sub>stq</sub> 65	°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



### SN74LV8154 **DUAL 16-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS**

SCLS589 - AUGUST 2004

### recommended operating conditions (see Note 4)

			VCC	MIN	MAX	UNIT	
VCC	Supply voltage			2	5.5	V	
			2 V	1.5			
$V_{IH}$	High-level input voltage		3 V to 3.6 V	V <sub>CC</sub> ×0.7		V	
			4.5 V to 5.5 V	V <sub>CC</sub> ×0.7			
	Low-level input voltage		2 V		0.5		
٧ <sub>IL</sub>			3 V to 3.6 V		$V_{CC} \times 0.3$	V	
			4.5 V to 5.5 V		$V_{CC} \times 0.3$		
٧ <sub>I</sub>	Input voltage			0	5.5	V	
\/ -	Output valtage	High or low state		0	VCC	V	
VO	Output voltage	3-state		0	5.5	V	
			2 V		-50	μΑ	
	High-level output current	Yn outputs	3 V to 3.6 V		-6	mA	
			4.5 V to 5.5 V		-12	IIIA	
ЮН		RCOA	2 V		-50	μΑ	
			3 V to 3.6 V		-6	A	
			4.5 V to 5.5 V		-12	mA	
			2 V		50	μΑ	
		Yn outputs	3 V to 3.6 V		6	^	
	Lave lavel autout aumant		4.5 V to 5.5 V		12	mA	
lOL	Low-level output current		2 V		50	μΑ	
		RCOA	3 V to 3.6 V		6	^	
			4.5 V to 5.5 V		12	mA	
41/4	hand too still an fall and		3 V to 3.6 V		100	01	
Δt/Δν	input transition rise or fall rate	Input transition rise or fall rate			20	ns/V	
T <sub>A</sub>	Operating free-air temperature			-40	85	°C	

NOTE 4: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	2	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
		$I_{OH} = -50 \mu\text{A}$	2 V	1.9			
	Yn	$I_{OH} = -6 \text{ mA}$	3 V	2.48			
V		$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			V
VOH		$I_{OH} = -50 \mu\text{A}$	2 V	1.9			V
	RCOA	$I_{OH} = -6 \text{ mA}$	3 V	2.48			
		$I_{OH} = -12 \text{ mA}$	4.5 V	3.8			
		$I_{OL} = 50 \mu\text{A}$	2 V			0.1	
	Yn	$I_{OL} = 6 \text{ mA}$	3 V			0.44	
V		$I_{OL} = 12 \text{ mA}$	4.5 V			0.55	.,
VOL		$I_{OL} = 50 \mu\text{A}$	2 V			0.1	V
	RCOA	$I_{OL} = 6 \text{ mA}$	3 V			0.44	
		$I_{OL} = 12 \text{ mA}$	4.5 V			0.55	
lį		$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V			±1	μΑ
loz		$V_O = V_{CC}$ or GND	5.5 V			±5	μΑ
I <sub>Off</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20	μΑ
		$V_I$ or $V_O = 0$ to 5.5 $V$	0			5	μΑ
C <sub>i</sub>		$V_I = V_{CC}$ or GND	5 V		3		pF
Co		$V_O = V_{CC}$ or GND	5 V		5		pF

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
	Dules direction	CLKA, CLKB, RCLK high or low	10		
t <sub>W</sub>	Pulse duration	CCLR low	22		ns
		CLKBEN low before CLKB↑	13		
	Setup time	CCLR high (inactive) before CLKA↑ or CLKB↑	13		
+		CLKA↑ or CLKB↑ before RCLK↑	13		ns
t <sub>su</sub>		RCLK↑ before GAL or GAU or GBL or GBU low	13		113
		GAL or GAU or GBL or GBU high (inactive) before RCLK↑	13		
		CLKBEN low after CLKB↑	0		
th	Hold time	CLKA or CLKB after RCLK	0		ns
t <sub>z</sub> †	Z-period	GAL, GAU, GBL, GBU all high before one of them switches low	200		ns

<sup>†</sup>  $t_Z$  condition:  $C_L = 50$  pF,  $R_L = 1$  k $\Omega$ 



### SN74LV8154 DUAL 16-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS

SCLS589 - AUGUST 2004

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT	
	B	CLKA, CLKB, RCLK high or low	10			
t <sub>W</sub>	Pulse duration	CCLR low	20		ns	
		CLKBEN low before CLKB↑	10			
	Setup time	CCLR high (inactive) before CLKA↑ or CLKB↑	10		l	
		CLKA↑ or CLKB↑ before RCLK↑	10		ns	
tsu		RCLK↑ before GAL or GAU or GBL or GBU low	10		110	
		GAL or GAU or GBL or GBU high (inactive) before RCLK↑	10			
4.	Halden	CLKBEN low after CLKB↑	0			
th	Hold time	CLKA or CLKB after RCLK	0		ns	
t <sub>Z</sub> †	Z-period	GAL, GAU, GBL, GBU all high before one of them switches low	200		ns	

 $<sup>\</sup>dagger$ t<sub>Z</sub> condition: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 1 k $\Omega$ 

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	TA	( = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
fa.a.v			C <sub>L</sub> = 15 pF				40		N 41 1-
fMAX			C <sub>L</sub> = 50 pF				25		MHz
	RCLK	Υ			22		1	38	20
<sup>t</sup> pd	CLKA	RCOA	C <sub>L</sub> = 15 pF		26		1	44	ns
<sup>t</sup> PLH	CCLR	RCOA			18		1	32	ns
t <sub>en</sub>	GAL, GAU, GBL, GBU	Υ			27		1	46	ns
<sup>t</sup> dis	GAL, GAU, GBL, GBU	Υ	]		12		1	21	ns
4 .	RCLK	Υ			25		1	42	
<sup>t</sup> pd	CLKA	RCOA	]		28		1	46	ns
<sup>t</sup> PLH	CCLR	RCOA	C <sub>L</sub> = 50 pF		20		1	35	ns
t <sub>en</sub>	GAL, GAU, GBL, GBU	Υ			30		1	50	ns
<sup>t</sup> dis	GAL, GAU, GBL, GBU	Υ		-	14		1	24	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T	λ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
faces			C <sub>L</sub> = 15 pF				40		N41.1-
fMAX			C <sub>L</sub> = 50 pF				25		MHz
+ ,	RCLK Y		14		1	25	20		
<sup>t</sup> pd	CLKA	RCOA	C <sub>L</sub> = 15 pF		16		1	27	ns
<sup>t</sup> PLH	CCLR	RCOA			12		1	20	ns
t <sub>en</sub>	GAL, GAU, GBL, GBU	Υ			16		1	28	ns
<sup>t</sup> dis	GAL, GAU, GBL, GBU	Υ			8		1	15	ns
4 .	RCLK	Υ			16		1	27	
<sup>t</sup> pd	CLKA	RCOA			17		1	28	ns
<sup>t</sup> PLH	CCLR	RCOA	C <sub>L</sub> = 50 pF		13		1	21	ns
t <sub>en</sub>	GAL, GAU, GBL, GBU	Υ			18		1	30	ns
<sup>t</sup> dis	GAL, GAU, GBL, GBU	Υ			9	·	1	16	ns


### noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$

	DADAMETED		T <sub>A</sub> = 25°C		
	PARAMETER			MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.7		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic VOL		-0.75		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic VOH		4.4		V

## operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS				UNIT
$C_{pd}$	Power dissipation capacitance	C <sub>L</sub> = No load,	CCLK = 10 MHz,	RCLK = 1 MHz	56	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless
Data Converters DSP Interface Logic Power Mgmt	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated