

FEATURES

- Sampling Rates from 0.001 to 15 MHz (MSPS)
- Interface to any Analog Input Range between GND and V_{DD}
- Monotonic; No Missing Codes
- Single Power Supply (4 to 6 Volt)
- Low Power CMOS (150 mW typ.)
- ESD Protection: 2000 Volts Minimum
- Latch-Up Free

BENEFITS

- High Conversion Speed at Low Power
- Most Flexible Input Range of any A/D Available
- No Sample/Hold Needed
- Easy Ping-Ponging for 30 MSPS System


GENERAL DESCRIPTION

The MP7682 is a 6-bit monolithic CMOS single step flash Analog-to-Digital Converter designed for precision 6-bit applications in video, scanning and data acquisition requiring conversion rates to 15 MHz. Differential Linearity error is less than 1/2 LSB at 10 MHz, and power consumption is 150 mW, typical.

The MP7682 has a unique input architecture which eliminates the need for an input track and hold and allows full scale input ranges from about 1 to 5 volts peak-to-peak, referred to ground or offset. The user

simply sets $V_{REF(-)}$ and $V_{REF(+)}$ to encompass the desired input range.

MP7682 includes 64 auto-balanced clocked comparators, an encoder, 3-state output buffers, a reference resistor ladder, and associated timing circuitry. An overflow bit (or flag) has been provided to make it possible to achieve 7-bit resolution by connecting two devices in series. In normal operation this flag has no effect on the data bits.


SIMPLIFIED BLOCK AND TIMING DIAGRAM

ORDERING INFORMATION


| Package Type | Temperature Range | Part No. | DNL (LSB) | INL (LSB) |
|--------------|-------------------|----------|-----------|-----------|
| Plastic Dip | -40 to +85°C | MP7682JN | ±2 | ±2 |
| Plastic Dip | -40 to +85°C | MP7682KN | ±1 | ±1 |
| SOIC | -40 to +85°C | MP7682JS | ±2 | ±2 |
| SOIC | -40 to +85°C | MP7682KS | ±1 | ±1 |
| Ceramic Dip | -55 to +125°C | MP7682SD | ±2 | ±2 |

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



18 Pin CDIP, PDIP (0.300")



18 Pin SOIC (0.300", Jedec)

PIN OUT DEFINITIONS

| PIN NO. | NAME | DESCRIPTION |
|---------|---------|--------------------------------|
| 1 | DB5 | Data Output Bit 5 Output (MSB) |
| 2 | OFW | Digital Output Overflow |
| 3 | GND | Ground |
| 4 | ZENER | On Chip Zener Output |
| 5 | OE2 | Output Enable Control |
| 6 | OE1 | Output Enable Control |
| 7 | CLK | Clock Input |
| 8 | PHASE | Sampling Clock Phase Control |
| 9 | VREF(+) | Reference Voltage (+) Input |

| PIN NO. | NAME | DESCRIPTION |
|---------|-----------|--------------------------------|
| 10 | VREF(-) | Reference Voltage (-) Input |
| 11 | VIN | Analog Input |
| 12 | VDD | Power Supply |
| 13 | DB0 | Data Output Bit 0 Output (LSB) |
| 14 | DB1 | Data Output Bit 1 Output |
| 15 | DB2 | Data Output Bit 2 Output |
| 16 | VREF(CTR) | R Ladder Mid Point |
| 17 | DB3 | Data Output Bit 3 Output |
| 18 | DB4 | Data Output Bit 4 Output |

ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $V_{DD} = 5\text{ V}$, $F_S = 15\text{ MHz}$ (Duty Cycle: 1/3 Sample & 2/3 Balance),
 $V_{REF(+)} = 4.1\text{ V}$, $V_{REF(-)} = \text{GND}$, $T_A = 25^\circ\text{C}$

| Parameter | Symbol | 25°C | | | Tmin to Tmax | | Units | Test Conditions/Comments |
|---|---|-------------------|------------------------|--|---|--|--------------------------|--|
| | | Min | Typ | Max | Min | Max | | |
| KEY FEATURES | | | | | | | | |
| Resolution Sampling Rate | F_S | 6 0.001 | | 15 | 6 0.001 | 15 | Bits MHz | |
| ACCURACY (J, S Grades)¹ | | | | | | | | |
| Differential Non-Linearity Integral Non-Linearity (Relative Accuracy) | DNL INL | | ± 1 ± 1 | | ± 2 ± 2 | | LSB LSB | Best Fit Line (Max INL – Min INL) / 2 |
| Zero Scale Error Full Scale Error | EZS EFS | | ± 1.7 ± 1.7 | | | | LSB LSB | |
| ACCURACY (K, T Grades)¹ | | | | | | | | |
| Differential Non-Linearity Integral Non-Linearity Zero Scale Error Full Scale Error | DNL INL EZS EFS | | $\pm 1/2$ $\pm 1/2$ | | ± 1 ± 1 | | LSB LSB LSB LSB | Best Fit Line |
| REFERENCE VOLTAGES | | | | | | | | |
| Positive Ref. Voltage Negative Ref. Voltage Differential Ref. Voltage ³ Ladder Resistance Ladder Temp. Coefficient ² | $V_{REF(+)}$ $V_{REF(-)}$ V_{REF} R_L R_{TCO} | GND 1.0 175 | 5 | V _{DD} -GND 500 | GND V _{DD} -GND 150 600 3000 | V V V Ω ppm/ $^\circ\text{C}$ | | |
| ANALOG INPUT² | | | | | | | | |
| Input Voltage Range Input Impedance Input Capacitance Sample ⁵ Aperture Delay Aperture Uncertainty (Jitter) | V_{IN} Z_{IN} C_{INA} t_{AP} t_{AJ} | $V_{REF(-)}$ 3 | $V_{REF(+)}$ 30 | $V_{REF(-)}$ 20 | $V_{REF(+)}$ 220 | V p-p $M\Omega$ pF ns ps | | |
| DIGITAL INPUTS | | | | | | | | |
| Logical "1" Voltage Logical "0" Voltage Leakage Currents CLK OE2 OE1 Phase Input Capacitance ² Clock Timing (See NO TAG) | V_{IH} V_{IL} I_{IN} t _S t _H t _L C_{IND} | 3.5 | 0.4 | 3.5 | 0.4 | V V | | $V_{IN} = \text{GND to } V_{DD}$ |
| | | | | ± 1 ± 1 ± 1 ± 1 | ± 30 ± 30 ± 30 ± 30 | μA μA μA μA pF | | |
| | | | | 5 | | | | |
| | | 66 | | | | ns | | |
| | | 33 | | | | ns | | |
| | | 33 | | | | ns | | |
| | | | 50 | | | % | | |

ELECTRICAL CHARACTERISTICS TABLE CONT'D

| Parameter | Symbol | 25°C | | | Tmin to Tmax | | Units | Test Conditions/Comments |
|---------------------------------|------------------|------|-----|-----|--------------|-----|-------|---|
| | | Min | Typ | Max | Min | Max | | |
| DIGITAL OUTPUTS | | | | | | | | |
| Logical "1" Voltage | V _{OH} | 4.3 | | | 4.3 | | V | I _{LOAD} = -1.0 mA |
| Logical "0" Voltage | V _{OL} | | | 0.6 | | 0.6 | V | I _{LOAD} = 2.0 mA |
| 3-state Leakage | I _{OZ} | ±1 | | | | ±20 | µA | V _{OUT} = GND to V _{DD} |
| Data Valid Delay ² | t _{DL} | | 66 | | | | ns | |
| Data Enable Delay ² | t _{DEN} | | 20 | | | | ns | |
| Data 3-state Delay ² | t _{DHZ} | | 26 | | | | ns | |
| Output Capacitance ² | C _O | | 5 | | | | pF | |
| POWER SUPPLIES | | | | | | | | |
| Operating Voltage | V _{DD} | 4 | | 6 | 4 | 6 | V | |
| Current | I _{DD} | | 20 | 30 | | 50 | mA | |

Notes:

¹ Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/64) is the DNL error (Figure 3.). The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage (Figure 4.). Accuracy is a function of the sampling rate (F_S).

² Guaranteed. Not tested.

³ Specified values guarantee functionality. Refer to other parameters for accuracy.

⁴ 3 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.

⁵ See V_{IN} input equivalent circuit (Figure 5.). Switched capacitor analog input requires driver with low output resistance.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2}

| | | | |
|---|------------------------------------|---|-----------------|
| V _{DD} to GND | +7 V | Storage Temperature | -65°C to +150°C |
| V _{REF(+)} & V _{REF(-)} | GND -0.5 to V _{DD} +0.5 V | Lead Temperature (Soldering 10 seconds) | +300°C |
| V _{IN} | GND -0.5 to V _{DD} +0.5 V | Package Power Dissipation Rating to 75°C | |
| Digital Inputs | GND -0.5 to V _{DD} +0.5 V | CDIP, PDIP, SOIC | 850mW |
| Digital Outputs | GND -0.5 to V _{DD} +0.5 V | Derates above 75°C | 11mW/°C |

Notes:

¹ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

² Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.




Figure 1. Clock Timing Specification
($t_R = t_F = 10 \text{ ns}$ typical)




Figure 2. Data Line Enable Delay




Figure 3. DNL Measurement




Figure 4. INL Error Calculation




Figure 5. Analog Input Equivalent Circuit




Figure 6. Output Enable and Disable Timing Diagram






Figure 7. Typical Connections

| OE1 | OE2 | DB0 - DB5 | OFW |
|-----|-----|-----------|---------|
| 0 | 1 | Valid | Valid |
| 1 | 1 | 3-State | Valid |
| X | 0 | 3-State | 3-State |

Table 1. Truth Table**Graph 1. Analog Input Current vs. Input Voltage****Graph 2. Analog Input Current vs. Sample Rate**