

# TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS682A – AUGUST 1997– REVISED MARCH 1998

- **Organization**
  - TM4EP64xxN-xx . . . 4194304 × 64 Bits
  - TM4EP72xxN-xx . . . 4194304 × 72 Bits
- **Single 3.3-V Power Supply** (±10% Tolerance)
- **JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) Without Buffer for Use With Socket**
- **TM4EP64xxN-xx — Utilizes Sixteen 16M-Bit High-Speed (4M×4-Bit) Dynamic RAMs**
- **TM4EP72xxN-xx — Utilizes Eighteen 16M-Bit High-Speed (4M×4-Bit) Dynamic RAMs**
- **High-Speed, Low-Noise LVTTTL Interface**
- **High-Reliability Plastic 24/26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DJ Suffix) and 24/26-Lead 300-Mil-Wide Surface-Mount Thin Small-Outline Package (TSOP) (DGA Suffix)**
- **Long Refresh Periods:**
  - TM4EPxxCxN: 64 ms (4096 Cycles)
  - TM4EPxxBxN: 32 ms (2048 Cycles)
- **3-State Output**
- **Extended-Data-Out (EDO) Operation With  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  (CBR),  $\overline{\text{RAS}}$ -Only, and Hidden Refresh**
- **Serial Presence-Detect (SPD) Using EEPROM**
- **Ambient Temperature Range** 0°C to 70°C
- **Gold-Plated Contacts**
- **Performance Ranges**

|              | ACCESS<br>TIME            | ACCESS<br>TIME            | ACCESS<br>TIME           | EDO<br>CYCLE              |
|--------------|---------------------------|---------------------------|--------------------------|---------------------------|
|              | t <sub>RAC</sub><br>(MAX) | t <sub>CAC</sub><br>(MAX) | t <sub>AA</sub><br>(MAX) | t <sub>HPC</sub><br>(MIN) |
| '4EPxxxxN-50 | 50 ns                     | 13 ns                     | 25 ns                    | 20 ns                     |
| '4EPxxxxN-60 | 60 ns                     | 15 ns                     | 30 ns                    | 25 ns                     |
| '4EPxxxxN-70 | 70 ns                     | 18 ns                     | 35 ns                    | 30 ns                     |

## description

The TM4EP64xxN is a 32M-byte, 168-pin, dual-in-line memory module (DIMM). The DIMM is composed of sixteen TMS42x409A, 4194304 × 4-bit EDO dynamic random-access memories (DRAMs), each in a 300-mil, 26-pin plastic thin small-outline package (TSOP) (DGA suffix) mounted on a substrate with decoupling capacitors. See the TMS42x409A data sheet (literature number SMKS893). The TM4EP64xJN is available with an SOJ package (DJ suffix).

The TM4EP72xxN is a 32M-byte, 168-pin DIMM. The DIMM is composed of eighteen TMS42x409A, 4194304 × 4-bit EDO DRAMs, each in a 300-mil, 26-pin plastic TSOP (DGA suffix) mounted on a substrate with decoupling capacitors. See the TMS42x409A data sheet (literature number SMKS893). The TM4EP72xJN is available with an SOJ package (DJ suffix).

## operation

The TM4EP64xxN operates as 16 TMS42x409As that are connected as shown in the TM4EP64xxN functional block diagram. The TM4EP72xxN operates as 18 TMS42x409As that are connected as shown in the TM4EP72xxN functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated

TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS682A – AUGUST 1997 – REVISED MARCH 1998



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**Pin Assignments**

| NO. | PIN<br>NAME              | NO. | PIN<br>NAME              | NO. | PIN<br>NAME              | NO. | PIN<br>NAME              |
|-----|--------------------------|-----|--------------------------|-----|--------------------------|-----|--------------------------|
| 1   | V <sub>SS</sub>          | 43  | V <sub>SS</sub>          | 85  | V <sub>SS</sub>          | 127 | V <sub>SS</sub>          |
| 2   | DQ0                      | 44  | $\overline{\text{OE}}2$  | 86  | DQ32                     | 128 | NC                       |
| 3   | DQ1                      | 45  | $\overline{\text{RAS}}2$ | 87  | DQ33                     | 129 | NC                       |
| 4   | DQ2                      | 46  | $\overline{\text{CAS}}2$ | 88  | DQ34                     | 130 | $\overline{\text{CAS}}6$ |
| 5   | DQ3                      | 47  | $\overline{\text{CAS}}3$ | 89  | DQ35                     | 131 | $\overline{\text{CAS}}7$ |
| 6   | V <sub>DD</sub>          | 48  | $\overline{\text{WE}}2$  | 90  | V <sub>DD</sub>          | 132 | NC                       |
| 7   | DQ4                      | 49  | V <sub>DD</sub>          | 91  | DQ36                     | 133 | V <sub>DD</sub>          |
| 8   | DQ5                      | 50  | NC                       | 92  | DQ37                     | 134 | NC                       |
| 9   | DQ6                      | 51  | NC                       | 93  | DQ38                     | 135 | NC                       |
| 10  | DQ7                      | 52  | CB2                      | 94  | DQ39                     | 136 | CB6                      |
| 11  | DQ8                      | 53  | CB3                      | 95  | DQ40                     | 137 | CB7                      |
| 12  | V <sub>SS</sub>          | 54  | V <sub>SS</sub>          | 96  | V <sub>SS</sub>          | 138 | V <sub>SS</sub>          |
| 13  | DQ9                      | 55  | DQ16                     | 97  | DQ41                     | 139 | DQ48                     |
| 14  | DQ10                     | 56  | DQ17                     | 98  | DQ42                     | 140 | DQ49                     |
| 15  | DQ11                     | 57  | DQ18                     | 99  | DQ43                     | 141 | DQ50                     |
| 16  | DQ12                     | 58  | DQ19                     | 100 | DQ44                     | 142 | DQ51                     |
| 17  | DQ13                     | 59  | V <sub>DD</sub>          | 101 | DQ45                     | 143 | V <sub>DD</sub>          |
| 18  | V <sub>DD</sub>          | 60  | DQ20                     | 102 | V <sub>DD</sub>          | 144 | DQ52                     |
| 19  | DQ14                     | 61  | NC                       | 103 | DQ46                     | 145 | NC                       |
| 20  | DQ15                     | 62  | NC                       | 104 | DQ47                     | 146 | NC                       |
| 21  | CB0                      | 63  | NC                       | 105 | CB4                      | 147 | NC                       |
| 22  | CB1                      | 64  | V <sub>SS</sub>          | 106 | CB5                      | 148 | V <sub>SS</sub>          |
| 23  | V <sub>SS</sub>          | 65  | DQ21                     | 107 | V <sub>SS</sub>          | 149 | DQ53                     |
| 24  | NC                       | 66  | DQ22                     | 108 | NC                       | 150 | DQ54                     |
| 25  | NC                       | 67  | DQ23                     | 109 | NC                       | 151 | DQ55                     |
| 26  | V <sub>DD</sub>          | 68  | V <sub>SS</sub>          | 110 | V <sub>DD</sub>          | 152 | V <sub>SS</sub>          |
| 27  | $\overline{\text{WE}}0$  | 69  | DQ24                     | 111 | NC                       | 153 | DQ56                     |
| 28  | $\overline{\text{CAS}}0$ | 70  | DQ25                     | 112 | $\overline{\text{CAS}}4$ | 154 | DQ57                     |
| 29  | $\overline{\text{CAS}}1$ | 71  | DQ26                     | 113 | $\overline{\text{CAS}}5$ | 155 | DQ58                     |
| 30  | $\overline{\text{RAS}}0$ | 72  | DQ27                     | 114 | NC                       | 156 | DQ59                     |
| 31  | $\overline{\text{OE}}0$  | 73  | V <sub>DD</sub>          | 115 | NC                       | 157 | V <sub>DD</sub>          |
| 32  | V <sub>SS</sub>          | 74  | DQ28                     | 116 | V <sub>SS</sub>          | 158 | DQ60                     |
| 33  | A0                       | 75  | DQ29                     | 117 | A1                       | 159 | DQ61                     |
| 34  | A2                       | 76  | DQ30                     | 118 | A3                       | 160 | DQ62                     |
| 35  | A4                       | 77  | DQ31                     | 119 | A5                       | 161 | DQ63                     |
| 36  | A6                       | 78  | V <sub>SS</sub>          | 120 | A7                       | 162 | V <sub>SS</sub>          |
| 37  | A8                       | 79  | NC                       | 121 | A9                       | 163 | NC                       |
| 38  | A10                      | 80  | NC                       | 122 | A11                      | 164 | NC                       |
| 39  | NC                       | 81  | NC                       | 123 | NC                       | 165 | SA0                      |
| 40  | V <sub>DD</sub>          | 82  | SDA                      | 124 | V <sub>DD</sub>          | 166 | SA1                      |
| 41  | NC                       | 83  | SCL                      | 125 | NC                       | 167 | SA2                      |
| 42  | NC                       | 84  | V <sub>DD</sub>          | 126 | NC                       | 168 | V <sub>DD</sub>          |



# TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES


SMMS682A – AUGUST 1997– REVISED MARCH 1998

## dual-in-line memory module and components

The dual-in-line memory module and components include:

- PC substrate:  $1.27 \pm 0.1$  mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

## functional block diagram for the TM4EP64xxN




<sup>†</sup> A11 is not used in TM4EP64BxN

TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
 TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES



SMMS682A – AUGUST 1997– REVISED MARCH 1998

functional block diagram for the TM4EP72xxN



TM4EP72xxN:

A[0:11] → A[0:11]<sup>†</sup>: U[0:8], UB[0:8]



<sup>†</sup> A11 is not used in TM4EP72BxN

**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**absolute maximum ratings over ambient temperature range (unless otherwise noted)<sup>†</sup>**

|                                       |                  |
|---------------------------------------|------------------|
| Supply voltage range, $V_{DD}$        | –0.5 V to 4.6 V  |
| Voltage range on any pin (see Note 1) | – 0.5 V to 4.6 V |
| Short-circuit output current          | 50 mA            |
| Power dissipation: TM4EP64xxN         | 16 W             |
| TM4EP72xxN                            | 18 W             |
| Ambient temperature range, $T_A$      | 0°C to 70°C      |
| Storage temperature range, $T_{stg}$  | – 55°C to 125°C  |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

|                                                          | MIN  | NOM | MAX            | UNIT |
|----------------------------------------------------------|------|-----|----------------|------|
| $V_{DD}$ Supply voltage                                  | 3    | 3.3 | 3.6            | V    |
| $V_{SS}$ Supply voltage                                  |      | 0   |                | V    |
| $V_{IH}$ High-level input voltage                        | 2    |     | $V_{DD} + 0.3$ | V    |
| $V_{IL-SPD}$ High-level input voltage for the SPD device | 2    |     | 5.5            | V    |
| $V_{IL}$ Low-level input voltage                         | –0.3 |     | 0.8            | V    |
| $T_A$ Ambient temperature                                | 0    |     | 70             | °C   |



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**electrical characteristics over recommended ranges of supply voltage and ambient temperature  
(unless otherwise noted)**

**TM4EP64BxN**

| PARAMETER           |                                                    | TEST CONDITIONS†                                                                                                   |         | '4EP64BxN-50         |     | '4EP64BxN-60         |     | '4EP64BxN-70         |     | UNIT |
|---------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|---------|----------------------|-----|----------------------|-----|----------------------|-----|------|
|                     |                                                    |                                                                                                                    |         | MIN                  | MAX | MIN                  | MAX | MIN                  | MAX |      |
| V <sub>OH</sub>     | High-level output voltage                          | I <sub>OH</sub> = – 2 mA                                                                                           | LVTTL   | 2.4                  |     | 2.4                  |     | 2.4                  |     | V    |
|                     |                                                    | I <sub>OH</sub> = – 100 μA                                                                                         | LVC MOS | V <sub>DD</sub> –0.2 |     | V <sub>DD</sub> –0.2 |     | V <sub>DD</sub> –0.2 |     |      |
| V <sub>OL</sub>     | Low-level output voltage                           | I <sub>OL</sub> = 2 mA                                                                                             | LVTTL   | 0.4                  |     | 0.4                  |     | 0.4                  |     | V    |
|                     |                                                    | I <sub>OL</sub> = 100 μA                                                                                           | LVC MOS | 0.2                  |     | 0.2                  |     | 0.2                  |     |      |
| I <sub>I</sub>      | Input current (leakage)                            | V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>DD</sub>                        |         | ± 20                 |     | ± 20                 |     | ± 20                 |     | μA   |
| I <sub>O</sub>      | Output current (leakage)                           | V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , CASx high                                       |         | ± 20                 |     | ± 20                 |     | ± 20                 |     | μA   |
| I <sub>CC1</sub> ‡§ | Average read- or write-cycle current               | V <sub>DD</sub> = 3.6 V, Minimum cycle                                                                             |         | 1920                 |     | 1600                 |     | 1440                 |     | mA   |
| I <sub>CC2</sub>    | Average standby current                            | V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RASx and CASx high                                          |         | 32                   |     | 32                   |     | 32                   |     | mA   |
|                     |                                                    | V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (LVCMOS), After one memory cycle, RASx and CASx high                     |         | 16                   |     | 16                   |     | 16                   |     | mA   |
| I <sub>CC3</sub> ‡§ | Average refresh current (RASx-only refresh or CBR) | V <sub>DD</sub> = 3.6 V, Minimum cycle, RASx cycling, CASx high (RASx-only refresh), RASx low after CASx low (CBR) |         | 1920                 |     | 1600                 |     | 1440                 |     | mA   |
| I <sub>CC4</sub> ‡¶ | Average EDO current                                | V <sub>DD</sub> = 3.6 V, RASx low, t <sub>HPC</sub> = MIN, CASx cycling                                            |         | 1760                 |     | 1440                 |     | 1280                 |     | mA   |

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{\text{RASx}} = V_{IL}$

¶ Measured with a maximum of one address change during each EDO cycle, t<sub>HPC</sub>



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**electrical characteristics over recommended ranges of supply voltage and ambient temperature  
(unless otherwise noted) (continued)**

**TM4EP72BxN**

| PARAMETER                                                                        | TEST CONDITIONS <sup>†</sup>                                                                                       | '4EP72BxN-50         |      | '4EP72BxN-60         |      | '4EP72BxN-70         |      | UNIT |
|----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|----------------------|------|----------------------|------|----------------------|------|------|
|                                                                                  |                                                                                                                    | MIN                  | MAX  | MIN                  | MAX  | MIN                  | MAX  |      |
| V <sub>OH</sub> High-level output voltage                                        | I <sub>OH</sub> = – 2 mA LVTTL                                                                                     | 2.4                  |      | 2.4                  |      | 2.4                  |      | V    |
|                                                                                  | I <sub>OH</sub> = – 100 µA LVCMOS                                                                                  | V <sub>DD</sub> –0.2 |      | V <sub>DD</sub> –0.2 |      | V <sub>DD</sub> –0.2 |      |      |
| V <sub>OL</sub> Low-level output voltage                                         | I <sub>OL</sub> = 2 mA LVTTL                                                                                       |                      | 0.4  |                      | 0.4  |                      | 0.4  | V    |
|                                                                                  | I <sub>OL</sub> = 100 µA LVCMOS                                                                                    |                      | 0.2  |                      | 0.2  |                      | 0.2  |      |
| I <sub>I</sub> Input current (leakage)                                           | V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>DD</sub>                        |                      | ± 20 |                      | ± 20 |                      | ± 20 | µA   |
| I <sub>O</sub> Output current (leakage)                                          | V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , CASx high                                       |                      | ± 20 |                      | ± 20 |                      | ± 20 | µA   |
| I <sub>CC1</sub> <sup>‡§</sup> Average read- or write-cycle current              | V <sub>DD</sub> = 3.6 V, Minimum cycle                                                                             |                      | 2160 |                      | 1800 |                      | 1620 | mA   |
| I <sub>CC2</sub> Average standby current                                         | V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RASx and CASx high                                          |                      | 36   |                      | 36   |                      | 36   | mA   |
|                                                                                  | V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (LVCMOS), After one memory cycle, RASx and CASx high                     |                      | 18   |                      | 18   |                      | 18   | mA   |
| I <sub>CC3</sub> <sup>‡§</sup> Average refresh current (RAS-only refresh or CBR) | V <sub>DD</sub> = 3.6 V, Minimum cycle, RASx cycling, CASx high (RASx-only refresh), RASx low after CASx low (CBR) |                      | 2160 |                      | 1800 |                      | 1620 | mA   |
| I <sub>CC4</sub> <sup>‡¶</sup> Average EDO current                               | V <sub>DD</sub> = 3.6 V, RASx low, t <sub>HPC</sub> = MIN, CASx cycling                                            |                      | 1980 |                      | 1620 |                      | 1440 | mA   |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{\text{RASx}} = V_{IL}$

<sup>¶</sup> Measured with a maximum of one address change during each EDO cycle, t<sub>HPC</sub>



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**electrical characteristics over recommended ranges of supply voltage and ambient temperature  
(unless otherwise noted) (continued)**

**TM4EP64CxN**

| PARAMETER           |                                                    | TEST CONDITIONS†                                                                                                   |         | '4EP64CxN-50         |     | '4EP64CxN-60         |     | '4EP64CxN-70         |     | UNIT |
|---------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|---------|----------------------|-----|----------------------|-----|----------------------|-----|------|
|                     |                                                    |                                                                                                                    |         | MIN                  | MAX | MIN                  | MAX | MIN                  | MAX |      |
| V <sub>OH</sub>     | High-level output voltage                          | I <sub>OH</sub> = – 2 mA                                                                                           | LVTTL   | 2.4                  |     | 2.4                  |     | 2.4                  |     | V    |
|                     |                                                    | I <sub>OH</sub> = – 100 μA                                                                                         | LVC MOS | V <sub>DD</sub> –0.2 |     | V <sub>DD</sub> –0.2 |     | V <sub>DD</sub> –0.2 |     |      |
| V <sub>OL</sub>     | Low-level output voltage                           | I <sub>OL</sub> = 2 mA                                                                                             | LVTTL   | 0.4                  |     | 0.4                  |     | 0.4                  |     | V    |
|                     |                                                    | I <sub>OL</sub> = 100 μA                                                                                           | LVC MOS | 0.2                  |     | 0.2                  |     | 0.2                  |     |      |
| I <sub>I</sub>      | Input current (leakage)                            | V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>DD</sub>                        |         | ± 20                 |     | ± 20                 |     | ± 20                 |     | μA   |
| I <sub>O</sub>      | Output current (leakage)                           | V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , CASx high                                       |         | ± 20                 |     | ± 20                 |     | ± 20                 |     | μA   |
| I <sub>CC1</sub> ‡§ | Average read- or write-cycle current               | V <sub>DD</sub> = 3.6 V, Minimum cycle                                                                             |         | 1440                 |     | 1120                 |     | 960                  |     | mA   |
| I <sub>CC2</sub>    | Average standby current                            | V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RASx and CASx high                                          |         | 32                   |     | 32                   |     | 32                   |     | mA   |
|                     |                                                    | V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (LVC MOS), After one memory cycle, RASx and CASx high                    |         | 16                   |     | 16                   |     | 16                   |     | mA   |
| I <sub>CC3</sub> ‡§ | Average refresh current (RASx-only refresh or CBR) | V <sub>DD</sub> = 3.6 V, Minimum cycle, RASx cycling, CASx high (RASx-only refresh), RASx low after CASx low (CBR) |         | 1440                 |     | 1120                 |     | 960                  |     | mA   |
| I <sub>CC4</sub> ‡¶ | Average EDO current                                | V <sub>DD</sub> = 3.6 V, RASx low, t <sub>HPC</sub> = MIN, CASx cycling                                            |         | 1600                 |     | 1440                 |     | 1280                 |     | mA   |

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while  $\overline{\text{RASx}} = V_{IL}$

¶ Measured with a maximum of one address change during each EDO cycle, t<sub>HPC</sub>



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**electrical characteristics over recommended ranges of supply voltage and ambient temperature  
(unless otherwise noted) (continued)**

**TM4EP72CxN**

| PARAMETER                                                                         | TEST CONDITIONS <sup>†</sup>                                                                                       | '4EP72CxN-50         |      | '4EP72CxN-60         |      | '4EP72CxN-70         |      | UNIT |
|-----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|----------------------|------|----------------------|------|----------------------|------|------|
|                                                                                   |                                                                                                                    | MIN                  | MAX  | MIN                  | MAX  | MIN                  | MAX  |      |
| V <sub>OH</sub> High-level output voltage                                         | I <sub>OH</sub> = – 2 mA LVTTL                                                                                     | 2.4                  |      | 2.4                  |      | 2.4                  |      | V    |
|                                                                                   | I <sub>OH</sub> = – 100 µA LVCMOS                                                                                  | V <sub>DD</sub> –0.2 |      | V <sub>DD</sub> –0.2 |      | V <sub>DD</sub> –0.2 |      |      |
| V <sub>OL</sub> Low-level output voltage                                          | I <sub>OL</sub> = 2 mA LVTTL                                                                                       |                      | 0.4  |                      | 0.4  |                      | 0.4  | V    |
|                                                                                   | I <sub>OL</sub> = 100 µA LVCMOS                                                                                    |                      | 0.2  |                      | 0.2  |                      | 0.2  |      |
| I <sub>I</sub> Input current (leakage)                                            | V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V to 3.9 V, All others = 0 V to V <sub>DD</sub>                        |                      | ± 20 |                      | ± 20 |                      | ± 20 | µA   |
| I <sub>O</sub> Output current (leakage)                                           | V <sub>DD</sub> = 3.6 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , CASx high                                       |                      | ± 20 |                      | ± 20 |                      | ± 20 | µA   |
| I <sub>CC1</sub> <sup>‡§</sup> Average read- or write-cycle current               | V <sub>DD</sub> = 3.6 V, Minimum cycle                                                                             |                      | 1620 |                      | 1260 |                      | 1080 | mA   |
| I <sub>CC2</sub> Average standby current                                          | V <sub>IH</sub> = 2 V (LVTTL), After one memory cycle, RASx and CASx high                                          |                      | 36   |                      | 36   |                      | 36   | mA   |
|                                                                                   | V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V (LVCMOS), After one memory cycle, RASx and CASx high                     |                      | 18   |                      | 18   |                      | 18   | mA   |
| I <sub>CC3</sub> <sup>‡§</sup> Average refresh current (RASx-only refresh or CBR) | V <sub>DD</sub> = 3.6 V, Minimum cycle, RASx cycling, CASx high (RASx-only refresh), RASx low after CASx low (CBR) |                      | 1620 |                      | 1260 |                      | 1080 | mA   |
| I <sub>CC4</sub> <sup>‡¶</sup> Average EDO current                                | V <sub>DD</sub> = 3.6 V, RASx low, t <sub>HPC</sub> = MIN, CASx cycling                                            |                      | 1800 |                      | 1620 |                      | 1440 | mA   |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while  $\overline{\text{RASx}} = V_{IL}$

<sup>¶</sup> Measured with a maximum of one address change during each EDO cycle, t<sub>HPC</sub>

**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**capacitance over recommended ranges of supply voltage and ambient temperature,  
f = 1 MHz (see Note 2)**

| PARAMETER             |                                              | '4EP64xxN |     | '4EP72xxN |     | UNIT |
|-----------------------|----------------------------------------------|-----------|-----|-----------|-----|------|
|                       |                                              | MIN       | MAX | MIN       | MAX |      |
| C <sub>i(A)</sub>     | Input capacitance, A0 – A11                  | 82        |     | 92        |     | pF   |
| C <sub>i(OE)</sub>    | Input capacitance, $\overline{\text{OEx}}$   | 58        |     | 65        |     | pF   |
| C <sub>i(CAS)</sub>   | Input capacitance, $\overline{\text{CASx}}$  | 16        |     | 23        |     | pF   |
| C <sub>i(RAS)</sub>   | Input capacitance, $\overline{\text{RASx}}$  | 58        |     | 65        |     | pF   |
| C <sub>i(W)</sub>     | Input capacitance, $\overline{\text{WEx}}$   | 58        |     | 65        |     | pF   |
| C <sub>o</sub>        | Output capacitance                           | 8         |     | 8         |     | pF   |
| C <sub>i/o(SDA)</sub> | Input/output capacitance, SDA input          | 9         |     | 9         |     | pF   |
| C <sub>i(SPD)</sub>   | Input capacitance, SA0, SA1, SA2, SCL inputs | 7         |     | 7         |     | pF   |

NOTE 2: V<sub>DD</sub> = NOM supply voltage ±10%, and the bias on pins under test is 0 V.

**switching characteristics over recommended ranges of supply voltage and ambient temperature  
(see Note 3)**

| PARAMETER        |                                                                         | '4EP64xxN-50<br>'4EP72xxN-50 |     | '4EP64xxN-60<br>'4EP72xxN-60 |     | '4EP64xxN-70<br>'4EP72xxN-70 |     | UNIT |
|------------------|-------------------------------------------------------------------------|------------------------------|-----|------------------------------|-----|------------------------------|-----|------|
|                  |                                                                         | MIN                          | MAX | MIN                          | MAX | MIN                          | MAX |      |
| t <sub>AA</sub>  | Access time from column address (see Note 4)                            |                              | 25  |                              | 30  |                              | 35  | ns   |
| t <sub>CAC</sub> | Access time from $\overline{\text{CASx}}$ (see Note 4)                  |                              | 13  |                              | 15  |                              | 18  | ns   |
| t <sub>CPA</sub> | Access time from $\overline{\text{CASx}}$ precharge (see Note 4)        |                              | 28  |                              | 35  |                              | 40  | ns   |
| t <sub>RAC</sub> | Access time from $\overline{\text{RASx}}$ (see Note 4)                  |                              | 50  |                              | 60  |                              | 70  | ns   |
| t <sub>OEA</sub> | Access time from $\overline{\text{OEx}}$ (see Note 4)                   |                              | 13  |                              | 15  |                              | 18  | ns   |
| t <sub>CLZ</sub> | Delay time, $\overline{\text{CASx}}$ to output in low impedance         | 0                            |     | 0                            |     | 0                            |     | ns   |
| t <sub>REZ</sub> | Output buffer turn-off delay from $\overline{\text{RASx}}$ (see Note 5) | 3                            | 13  | 3                            | 15  | 3                            | 18  | ns   |
| t <sub>CEZ</sub> | Output buffer turn-off delay from $\overline{\text{CASx}}$ (see Note 5) | 3                            | 13  | 3                            | 15  | 3                            | 18  | ns   |
| t <sub>OEZ</sub> | Output buffer turn-off delay from $\overline{\text{OEx}}$ (see Note 5)  | 3                            | 13  | 3                            | 15  | 3                            | 18  | ns   |
| t <sub>WEZ</sub> | Output buffer turn-off delay from $\overline{\text{WEx}}$ (see Note 5)  | 3                            | 13  | 3                            | 15  | 3                            | 18  | ns   |

NOTES: 3. With ac parameters, it is assumed that t<sub>T</sub> = 2 ns.  
4. Access times are measured with output reference levels of V<sub>OH</sub> = 2 V and V<sub>OL</sub> = 0.8 V.  
5. The maximum values of t<sub>REZ</sub>, t<sub>CEZ</sub>, t<sub>OEZ</sub>, and t<sub>WEZ</sub> are specified when the outputs are no longer driven. Data-in should not be driven until one of the applicable maximum values is satisfied.



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**EDO timing requirements (see Note 3)**

|                   |                                                                                   | '4EP64xxN-50<br>'4EP72xxN-50 |        | '4EP64xxN-60<br>'4EP72xxN-60 |        | '4EP64xxN-70<br>'4EP72xxN-70 |        | UNIT |
|-------------------|-----------------------------------------------------------------------------------|------------------------------|--------|------------------------------|--------|------------------------------|--------|------|
|                   |                                                                                   | MIN                          | MAX    | MIN                          | MAX    | MIN                          | MAX    |      |
| t <sub>HPC</sub>  | Cycle time, EDO page mode, read-write                                             | 20                           |        | 25                           |        | 30                           |        | ns   |
| t <sub>PRWC</sub> | Cycle time, EDO read-write                                                        | 57                           |        | 68                           |        | 78                           |        | ns   |
| t <sub>CSH</sub>  | Delay time, $\overline{\text{RASx}}$ active to $\overline{\text{CASx}}$ precharge | 40                           |        | 48                           |        | 58                           |        | ns   |
| t <sub>CHO</sub>  | Hold time, $\overline{\text{OEx}}$ from $\overline{\text{CASx}}$                  | 7                            |        | 10                           |        | 10                           |        | ns   |
| t <sub>DOH</sub>  | Hold time, output from $\overline{\text{CASx}}$                                   | 5                            |        | 5                            |        | 5                            |        | ns   |
| t <sub>CAS</sub>  | Pulse duration, $\overline{\text{CASx}}$ active                                   | 8                            | 10 000 | 10                           | 10 000 | 12                           | 10 000 | ns   |
| t <sub>WPE</sub>  | Pulse duration, $\overline{\text{WEx}}$ active (output disable only)              | 7                            |        | 7                            |        | 7                            |        | ns   |
| t <sub>OCH</sub>  | Setup time, $\overline{\text{OEx}}$ before $\overline{\text{CASx}}$               | 8                            |        | 10                           |        | 10                           |        | ns   |
| t <sub>CP</sub>   | Pulse duration, $\overline{\text{CASx}}$ precharge                                | 8                            |        | 10                           |        | 10                           |        | ns   |
| t <sub>OEP</sub>  | Precharge time, $\overline{\text{OEx}}$                                           | 5                            |        | 5                            |        | 5                            |        | ns   |

NOTE 3: With ac parameters, it is assumed that t<sub>T</sub> = 2 ns.

**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**ac timing requirements (see Note 3)**

|                   |                                                                                                    | '4EP64xxN-50<br>'4EP72xxN-50 |         | '4EP64xxN-60<br>'4EP72xxN-60 |         | '4EP64xxN-70<br>'4EP72xxN-70 |         | UNIT |
|-------------------|----------------------------------------------------------------------------------------------------|------------------------------|---------|------------------------------|---------|------------------------------|---------|------|
|                   |                                                                                                    | MIN                          | MAX     | MIN                          | MAX     | MIN                          | MAX     |      |
| t <sub>RC</sub>   | Cycle time, random read or write                                                                   | 84                           |         | 104                          |         | 124                          |         | ns   |
| t <sub>RWC</sub>  | Cycle time, read-write                                                                             | 111                          |         | 135                          |         | 160                          |         | ns   |
| t <sub>RASP</sub> | Pulse duration, $\overline{\text{RASx}}$ active, fast-page mode (see Note 6)                       | 50                           | 100 000 | 60                           | 100 000 | 70                           | 100 000 | ns   |
| t <sub>RAS</sub>  | Pulse duration, $\overline{\text{RASx}}$ active, non-page mode (see Note 6)                        | 50                           | 10 000  | 60                           | 10 000  | 70                           | 10 000  | ns   |
| t <sub>RP</sub>   | Pulse duration, $\overline{\text{RASx}}$ precharge                                                 | 30                           |         | 40                           |         | 50                           |         | ns   |
| t <sub>WP</sub>   | Pulse duration, write command                                                                      | 8                            |         | 10                           |         | 10                           |         | ns   |
| t <sub>ASC</sub>  | Setup time, column address                                                                         | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>ASR</sub>  | Setup time, row address                                                                            | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>DS</sub>   | Setup time, data in (see Note 7)                                                                   | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>RCS</sub>  | Setup time, read command                                                                           | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>CWL</sub>  | Setup time, write command before $\overline{\text{CASx}}$ precharge                                | 8                            |         | 10                           |         | 12                           |         | ns   |
| t <sub>RWL</sub>  | Setup time, write command before $\overline{\text{RASx}}$ precharge                                | 8                            |         | 10                           |         | 12                           |         | ns   |
| t <sub>WCS</sub>  | Setup time, write command before $\overline{\text{CASx}}$ active (early-write only)                | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>WRP</sub>  | Setup time, $\overline{\text{WEx}}$ high before $\overline{\text{RASx}}$ low (CBR refresh only)    | 10                           |         | 10                           |         | 10                           |         | ns   |
| t <sub>WTS</sub>  | Setup time, $\overline{\text{WEx}}$ low before $\overline{\text{RASx}}$ low (test mode only)       | 10                           |         | 10                           |         | 10                           |         | ns   |
| t <sub>CSR</sub>  | Setup time, $\overline{\text{CASx}}$ referenced to $\overline{\text{RASx}}$ (CBR refresh only)     | 5                            |         | 5                            |         | 5                            |         | ns   |
| t <sub>CAH</sub>  | Hold time, column address                                                                          | 8                            |         | 10                           |         | 12                           |         | ns   |
| t <sub>DH</sub>   | Hold time, data in (see Note 7)                                                                    | 8                            |         | 10                           |         | 12                           |         | ns   |
| t <sub>RAH</sub>  | Hold time, row address                                                                             | 8                            |         | 10                           |         | 10                           |         | ns   |
| t <sub>RCH</sub>  | Hold time, read command referenced to $\overline{\text{CASx}}$ (see Note 8)                        | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>RRH</sub>  | Hold time, read command referenced to $\overline{\text{RASx}}$ (see Note 8)                        | 0                            |         | 0                            |         | 0                            |         | ns   |
| t <sub>WCH</sub>  | Hold time, write command during $\overline{\text{CASx}}$ active (early-write only)                 | 8                            |         | 10                           |         | 12                           |         | ns   |
| t <sub>ROH</sub>  | Hold time, $\overline{\text{RASx}}$ referenced to $\overline{\text{OEx}}$                          | 10                           |         | 10                           |         | 10                           |         | ns   |
| t <sub>WRH</sub>  | Hold time, $\overline{\text{WEx}}$ high after $\overline{\text{RASx}}$ low (CBR refresh)           | 10                           |         | 10                           |         | 10                           |         | ns   |
| t <sub>WTH</sub>  | Hold time, $\overline{\text{WEx}}$ low after $\overline{\text{RASx}}$ low (test mode only)         | 10                           |         | 10                           |         | 10                           |         | ns   |
| t <sub>CHR</sub>  | Hold time, $\overline{\text{CASx}}$ referenced to $\overline{\text{RASx}}$ (CBR refresh only)      | 10                           |         | 10                           |         | 10                           |         | ns   |
| t <sub>OEH</sub>  | Hold time, $\overline{\text{OEx}}$ command                                                         | 13                           |         | 15                           |         | 18                           |         | ns   |
| t <sub>CHS</sub>  | Hold time, $\overline{\text{CASx}}$ referenced to $\overline{\text{RASx}}$ (self-refresh only)     | – 50                         |         | – 50                         |         | – 50                         |         | ns   |
| t <sub>RHCP</sub> | Hold time, $\overline{\text{RASx}}$ active from $\overline{\text{CASx}}$ precharge                 | 28                           |         | 35                           |         | 40                           |         | ns   |
| t <sub>AWD</sub>  | Delay time, column address to write command (read-write only)                                      | 42                           |         | 49                           |         | 57                           |         | ns   |
| t <sub>CPW</sub>  | Delay time, $\overline{\text{WEx}}$ low after $\overline{\text{CASx}}$ precharge (read-write only) | 45                           |         | 54                           |         | 62                           |         | ns   |
| t <sub>CRP</sub>  | Delay time, $\overline{\text{CASx}}$ precharge to $\overline{\text{RASx}}$                         | 5                            |         | 5                            |         | 5                            |         | ns   |
| t <sub>CWD</sub>  | Delay time, $\overline{\text{CASx}}$ to write command (read-write only)                            | 30                           |         | 34                           |         | 40                           |         | ns   |
| t <sub>OED</sub>  | Delay time, $\overline{\text{OEx}}$ to data in                                                     | 13                           |         | 15                           |         | 18                           |         | ns   |
| t <sub>RAD</sub>  | Delay time, $\overline{\text{RASx}}$ to column address (see Note 9)                                | 10                           | 25      | 12                           | 30      | 12                           | 35      | ns   |
| t <sub>RAL</sub>  | Delay time, column address to $\overline{\text{RASx}}$ precharge                                   | 25                           |         | 30                           |         | 35                           |         | ns   |
| t <sub>CAL</sub>  | Delay time, column address to $\overline{\text{CASx}}$ precharge                                   | 18                           |         | 20                           |         | 25                           |         | ns   |

- NOTES: 3. With ac parameters, it is assumed that  $t_T = 2$  ns.  
6. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.  
7. Referenced to the later of  $\overline{\text{CASx}}$  or  $\overline{\text{WEx}}$  in write operations.  
8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.  
9. The maximum value is specified only to ensure access time.



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**ac timing requirements (see Note 3) (continued)**

|                   |                                                                                   | '4EP64xxN-50<br>'4EP72xxN-50 |     | '4EP64xxN-60<br>'4EP72xxN-60 |     | '4EP64xxN-70<br>'4EP72xxN-70 |     | UNIT |
|-------------------|-----------------------------------------------------------------------------------|------------------------------|-----|------------------------------|-----|------------------------------|-----|------|
|                   |                                                                                   | MIN                          | MAX | MIN                          | MAX | MIN                          | MAX |      |
| t <sub>RCD</sub>  | Delay time, $\overline{\text{RASx}}$ to $\overline{\text{CASx}}$ (see Note 9)     | 12                           | 37  | 14                           | 45  | 14                           | 52  | ns   |
| t <sub>RPC</sub>  | Delay time, $\overline{\text{RASx}}$ precharge to $\overline{\text{CASx}}$        | 0                            |     | 0                            |     | 0                            |     | ns   |
| t <sub>RSH</sub>  | Delay time, $\overline{\text{CASx}}$ active to $\overline{\text{RASx}}$ precharge | 8                            |     | 10                           |     | 12                           |     | ns   |
| t <sub>RWD</sub>  | Delay time, $\overline{\text{RASx}}$ to write command (read-write only)           | 67                           |     | 79                           |     | 92                           |     | ns   |
| t <sub>TAA</sub>  | Access time from address (test mode)                                              | 30                           |     | 35                           |     | 40                           |     | ns   |
| t <sub>TCPA</sub> | Access time from column precharge (test mode)                                     | 35                           |     | 40                           |     | 45                           |     | ns   |
| t <sub>TRAC</sub> | Access time from $\overline{\text{RASx}}$ (test mode)                             | 55                           |     | 65                           |     | 75                           |     | ns   |
| t <sub>REF</sub>  | Refresh time interval                                                             |                              | 32  |                              | 32  |                              | 32  | ms   |
| t <sub>T</sub>    | Transition time                                                                   | 2                            | 30  | 2                            | 30  | 2                            | 30  | ns   |

NOTES: 3. With ac parameters, it is assumed that t<sub>T</sub> = 2 ns.  
9. The maximum value is specified only to ensure access time.

**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

## serial presence detect

The serial presence detect (SPD) is contained in a 256-byte Serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, DRAM organization, and timing parameters (see Table 1 through Table 4). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the Texas Instruments *Serial Presence Detect Technical Reference* (literature number SMMU001) for further details.

SPD contents for the TM4EPxxxxN devices are listed in the following tables:

Table 1–TM4EP64BxN

Table 2–TM4EP64CxN

Table 3–TM4EP72BxN

Table 4–TM4EP72CxN

**Table 1. Serial-Presence-Detect Data for the TM4EP64BxN**

| BYTE NO. | FUNCTION DESCRIBED                                                             | '4EP64BxN-50             |            | '4EP64BxN-60             |            | '4EP64BxN-70             |            |
|----------|--------------------------------------------------------------------------------|--------------------------|------------|--------------------------|------------|--------------------------|------------|
|          |                                                                                | ITEM                     | DATA       | ITEM                     | DATA       | ITEM                     | DATA       |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes                | 80h        | 128 bytes                | 80h        | 128 bytes                | 80h        |
| 1        | Total number of bytes of SPD memory device                                     | 256 bytes                | 08h        | 256 bytes                | 08h        | 256 bytes                | 08h        |
| 2        | Fundamental memory type (FPM, EDO, SDRAM)                                      | EDO                      | 02h        | EDO                      | 02h        | EDO                      | 02h        |
| 3        | Number of row addresses on this assembly                                       | 10                       | 0Ah        | 10                       | 0Ah        | 10                       | 0Ah        |
| 4        | Number of column addresses on this assembly                                    | 10                       | 0Ah        | 10                       | 0Ah        | 10                       | 0Ah        |
| 5        | Number of module banks on this assembly                                        | 1 bank                   | 01h        | 1 bank                   | 01h        | 1 bank                   | 01h        |
| 6        | Data width of this assembly                                                    | 64 bits                  | 40h        | 64 bits                  | 40h        | 64 bits                  | 40h        |
| 7        | Data width continuation                                                        |                          | 00h        |                          | 00h        |                          | 00h        |
| 8        | Voltage interface standard of this assembly                                    | LVTTL                    | 01h        | LVTTL                    | 01h        | LVTTL                    | 01h        |
| 9        | RASx access time of module                                                     | t <sub>RAC</sub> = 50 ns | 32h        | t <sub>RAC</sub> = 60 ns | 3Ch        | t <sub>RAC</sub> = 70 ns | 46h        |
| 10       | CASx access time of module                                                     | t <sub>RAC</sub> = 13 ns | 0Dh        | t <sub>RAC</sub> = 15 ns | 0Fh        | t <sub>RAC</sub> = 18 ns | 12h        |
| 11       | DIMM configuration type (non-parity, parity, ECC)                              | Non-parity               | 00h        | Non-parity               | 00h        | Non-parity               | 00h        |
| 12       | Refresh rate/type                                                              | 15.6 μs                  | 00h        | 15.6 μs                  | 00h        | 15.6 μs                  | 00h        |
| 13       | DRAM width, primary DRAM                                                       | x4                       | 04h        | x4                       | 04h        | x4                       | 04h        |
| 14       | Error-checking SDRAM data width                                                | N/A                      | 00h        | N/A                      | 00h        | N/A                      | 00h        |
| 62       | SPD revision                                                                   | Rev. 1                   | 01h        | Rev. 1                   | 01h        | Rev. 1                   | 01h        |
| 63       | Checksum for bytes 0–62                                                        | 36                       | 24h        | 48                       | 30h        | 61                       | 3Dh        |
| 64–71    | Manufacturer's JEDEC ID code per JEP-106E                                      | 97h                      | 9700...00h | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 91       | Die revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 92       | PCB revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**serial presence detect (continued)**

**Table 1. Serial-Presence-Detect Data for the TM4EP64BxN (Continued)**

| BYTE NO. | FUNCTION DESCRIBED                           | '4EP64BxN-50 |      | '4EP64BxN-60 |      | '4EP64BxN-70 |      |
|----------|----------------------------------------------|--------------|------|--------------|------|--------------|------|
|          |                                              | ITEM         | DATA | ITEM         | DATA | ITEM         | DATA |
| 93–94    | Manufacturing date <sup>†</sup>              | TBD          |      | TBD          |      | TBD          |      |
| 95–98    | Assembly serial number <sup>†</sup>          | TBD          |      | TBD          |      | TBD          |      |
| 99–125   | Manufacturer-specific data <sup>†</sup>      | TBD          |      | TBD          |      | TBD          |      |
| 126–127  | Vendor-specific data <sup>†</sup>            | TBD          |      | TBD          |      | TBD          |      |
| 128–166  | System-integrator-specific data <sup>‡</sup> | TBD          |      | TBD          |      | TBD          |      |
| 167–255  | Open                                         |              |      |              |      |              |      |

<sup>†</sup> TBD indicates that values are determined at manufacturing time and are module-dependent.

<sup>‡</sup> These TBD values are determined and programmed by the customer (optional).



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**serial presence detect (continued)**

**Table 2. Serial-Presence-Detect Data for the TM4EP64CxN**

| BYTE NO. | FUNCTION DESCRIBED                                                             | '4EP64CxN-50             |            | '4EP64CxN-60             |            | '4EP64CxN-70             |            |
|----------|--------------------------------------------------------------------------------|--------------------------|------------|--------------------------|------------|--------------------------|------------|
|          |                                                                                | ITEM                     | DATA       | ITEM                     | DATA       | ITEM                     | DATA       |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes                | 80h        | 128 bytes                | 80h        | 128 bytes                | 80h        |
| 1        | Total number of bytes of SPD memory device                                     | 256                      | 08h        | 256                      | 08h        | 256                      | 08h        |
| 2        | Fundamental memory type (FPM, EDO, SDRAM)                                      | EDO                      | 02h        | EDO                      | 02h        | EDO                      | 02h        |
| 3        | Number of row addresses on this assembly                                       | 11                       | 0Bh        | 11                       | 0Bh        | 11                       | 0Bh        |
| 4        | Number of column addresses on this assembly                                    | 9                        | 09h        | 9                        | 09h        | 9                        | 09h        |
| 5        | Number of module banks on this assembly                                        | 1 bank                   | 01h        | 1 bank                   | 01h        | 1 bank                   | 01h        |
| 6        | Data width of this assembly                                                    | 64 bits                  | 40h        | 64 bits                  | 40h        | 64 bits                  | 40h        |
| 7        | Data width continuation                                                        |                          | 00h        |                          | 00h        |                          | 00h        |
| 8        | Voltage interface standard of this assembly                                    | LVTTL                    | 01h        | LVTTL                    | 01h        | LVTTL                    | 01h        |
| 9        | RASx access time of module                                                     | t <sub>RAC</sub> = 50 ns | 32h        | t <sub>RAC</sub> = 60 ns | 3Ch        | t <sub>RAC</sub> = 70 ns | 46h        |
| 10       | CASx access time of module                                                     | t <sub>RAC</sub> = 13 ns | 0Dh        | t <sub>RAC</sub> = 15 ns | 0Fh        | t <sub>RAC</sub> = 18 ns | 12h        |
| 11       | DIMM configuration type (non-parity, parity, ECC)                              | Non-parity               | 00h        | Non-parity               | 00h        | Non-parity               | 00h        |
| 12       | Refresh rate/type                                                              | 15.6 $\mu$ s             | 00h        | 15.6 $\mu$ s             | 00h        | 15.6 $\mu$ s             | 00h        |
| 13       | DRAM width, primary DRAM                                                       | x4                       | 04h        | x4                       | 04h        | x4                       | 04h        |
| 14       | Error-checking SDRAM data width                                                | N/A                      | 00h        | N/A                      | 00h        | N/A                      | 00h        |
| 62       | SPD revision                                                                   | Rev. 1                   | 01h        | Rev. 1                   | 01h        | Rev. 1                   | 01h        |
| 63       | Checksum for bytes 0–62                                                        | 36                       | 24h        | 48                       | 30h        | 61                       | 3Dh        |
| 64–71    | Manufacturer's JEDEC ID code per JEP-106E                                      | 97h                      | 9700...00h | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 91       | Die revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 92       | PCB revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 93–94    | Manufacturing date <sup>†</sup>                                                | TBD                      |            | TBD                      |            | TBD                      |            |
| 95–98    | Assembly serial number <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 99–125   | Manufacturer-specific data <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 126–127  | Vendor-specific data <sup>†</sup>                                              | TBD                      |            | TBD                      |            | TBD                      |            |
| 128–166  | System-integrator-specific data <sup>†</sup>                                   | TBD                      |            | TBD                      |            | TBD                      |            |
| 167–255  | Open                                                                           |                          |            |                          |            |                          |            |

<sup>†</sup> TBD indicates that values are determined at manufacturing time and are module-dependent.

<sup>‡</sup> These TBD values are determined and programmed by the customer (optional).



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997 – REVISED MARCH 1998

**serial presence detection (continued)**

**Table 3. Serial-Presence-Detect Data for the TM4EP72BxN**

| BYTE NO. | FUNCTION DESCRIBED                                                             | '4EP72BxN-50             |            | '4EP72BxN-60             |            | '4EP72BxN-70             |            |
|----------|--------------------------------------------------------------------------------|--------------------------|------------|--------------------------|------------|--------------------------|------------|
|          |                                                                                | ITEM                     | DATA       | ITEM                     | DATA       | ITEM                     | DATA       |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes                | 80h        | 128 bytes                | 80h        | 128 bytes                | 80h        |
| 1        | Total number of bytes of SPD memory device                                     | 256 bytes                | 08h        | 256 bytes                | 08h        | 256 bytes                | 08h        |
| 2        | Fundamental memory type (FPM, EDO, SDRAM)                                      | EDO                      | 02h        | EDO                      | 02h        | EDO                      | 02h        |
| 3        | Number of row addresses on this assembly                                       | 10                       | 0Ah        | 10                       | 0Ah        | 10                       | 0Ah        |
| 4        | Number of column addresses on this assembly                                    | 10                       | 0Ah        | 10                       | 0Ah        | 10                       | 0Ah        |
| 5        | Number of module banks on this assembly                                        | 1 bank                   | 01h        | 1 bank                   | 01h        | 1 bank                   | 01h        |
| 6        | Data width of this assembly                                                    | 72 bits                  | 48h        | 72 bits                  | 48h        | 72 bits                  | 48h        |
| 7        | Data width continuation                                                        |                          | 00h        |                          | 00h        |                          | 00h        |
| 8        | Voltage interface standard of this assembly                                    | LVTTL                    | 01h        | LVTTL                    | 01h        | LVTTL                    | 01h        |
| 9        | RASx access time of module                                                     | t <sub>RAC</sub> = 50 ns | 32h        | t <sub>RAC</sub> = 60 ns | 3Ch        | t <sub>RAC</sub> = 70 ns | 46h        |
| 10       | CASx access time of module                                                     | t <sub>RAC</sub> = 13 ns | 0Dh        | t <sub>RAC</sub> = 15 ns | 0Fh        | t <sub>RAC</sub> = 18 ns | 12h        |
| 11       | DIMM configuration type (non-parity, parity, ECC)                              | ECC                      | 02h        | ECC                      | 02h        | ECC                      | 02h        |
| 12       | Refresh rate/type                                                              | 15.6 $\mu$ s             | 00h        | 15.6 $\mu$ s             | 00h        | 15.6 $\mu$ s             | 00h        |
| 13       | DRAM width, primary DRAM                                                       | x4                       | 04h        | x4                       | 04h        | x4                       | 04h        |
| 14       | Error-checking SDRAM data width                                                | x4                       | 04h        | x4                       | 04h        | x4                       | 04h        |
| 62       | SPD revision                                                                   | Rev. 1                   | 01h        | Rev. 1                   | 01h        | Rev. 1                   | 01h        |
| 63       | Checksum for bytes 0–62                                                        | 50                       | 32h        | 62                       | 3Eh        | 75                       | 4Bh        |
| 64–71    | Manufacturer's JEDEC ID code per JEP-106E                                      | 97h                      | 9700...00h | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 91       | Die revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 92       | PCB revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 93–94    | Manufacturing date <sup>†</sup>                                                | TBD                      |            | TBD                      |            | TBD                      |            |
| 95–98    | Assembly serial number <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 99–125   | Manufacturer-specific data <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 126–127  | Vendor-specific data <sup>†</sup>                                              | TBD                      |            | TBD                      |            | TBD                      |            |
| 128–166  | System-integrator-specific data <sup>†</sup>                                   | TBD                      |            | TBD                      |            | TBD                      |            |
| 167–255  | Open                                                                           |                          |            |                          |            |                          |            |

<sup>†</sup> TBD indicates that values are determined at manufacturing time and are module-dependent.

<sup>‡</sup> These TBD values are determined and programmed by the customer (optional).



**TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
EXTENDED-DATA-OUT DYNAMIC RAM MODULES**

SMMS682A – AUGUST 1997– REVISED MARCH 1998

**serial presence detect (continued)**

**Table 4. Serial-Presence-Detect Data for the TM4EP72CxN**

| BYTE NO. | FUNCTION DESCRIBED                                                             | '4EP72CxN-50             |            | '4EP72CxN-60             |            | '4EP72CxN-70             |            |
|----------|--------------------------------------------------------------------------------|--------------------------|------------|--------------------------|------------|--------------------------|------------|
|          |                                                                                | ITEM                     | DATA       | ITEM                     | DATA       | ITEM                     | DATA       |
| 0        | Defines number of bytes written into serial memory during module manufacturing | 128 bytes                | 80h        | 128 bytes                | 80h        | 128 bytes                | 80h        |
| 1        | Total number of bytes of SPD memory device                                     | 256 bytes                | 08h        | 256 bytes                | 08h        | 256 bytes                | 08h        |
| 2        | Fundamental memory type (FPM, EDO, SDRAM)                                      | EDO                      | 02h        | EDO                      | 02h        | EDO                      | 02h        |
| 3        | Number of row addresses on this assembly                                       | 11                       | 0Bh        | 11                       | 0Bh        | 11                       | 0Bh        |
| 4        | Number of column addresses on this assembly                                    | 9                        | 09h        | 9                        | 09h        | 10                       | 09h        |
| 5        | Number of module banks on this assembly                                        | 1                        | 01h        | 1                        | 01h        | 2                        | 01h        |
| 6        | Data width of this assembly                                                    | 72 bits                  | 48h        | 72 bits                  | 48h        | 72 bits                  | 48h        |
| 7        | Data width continuation                                                        |                          | 00h        |                          | 00h        |                          | 00h        |
| 8        | Voltage interface standard of this assembly                                    | LVTTL                    | 01h        | LVTTL                    | 01h        | LVTTL                    | 01h        |
| 9        | RASx access time of module                                                     | t <sub>RAC</sub> = 50 ns | 32h        | t <sub>RAC</sub> = 60 ns | 3Ch        | t <sub>RAC</sub> = 70 ns | 46h        |
| 10       | CASx access time of module                                                     | t <sub>RAC</sub> = 13 ns | 0Dh        | t <sub>RAC</sub> = 15 ns | 0Fh        | t <sub>RAC</sub> = 18 ns | 12h        |
| 11       | DIMM configuration type (non-parity, parity, ECC)                              | ECC                      | 02h        | ECC                      | 02h        | ECC                      | 02h        |
| 12       | Refresh rate/type                                                              | 15.6 $\mu$ s             | 00h        | 15.6 $\mu$ s             | 00h        | 15.6 $\mu$ s             | 00h        |
| 13       | DRAM width, primary DRAM                                                       | x4                       | 04h        | x4                       | 04h        | x4                       | 04h        |
| 14       | Error-checking SDRAM data width                                                | x4                       | 04h        | x4                       | 04h        | x4                       | 04h        |
| 62       | SPD revision                                                                   | Rev. 1                   | 01h        | Rev. 1                   | 01h        | Rev. 1                   | 01h        |
| 63       | Checksum for bytes 0–62                                                        | 50                       | 32h        | 62                       | 3Eh        | 75                       | 4Bh        |
| 64–71    | Manufacturer's JEDEC ID code per JEP-106E                                      | 97h                      | 9700...00h | 97h                      | 9700...00h | 97h                      | 9700...00h |
| 72       | Manufacturing location <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 73–90    | Manufacturer's part number <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 91       | Die revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 92       | PCB revision code <sup>†</sup>                                                 | TBD                      |            | TBD                      |            | TBD                      |            |
| 93–94    | Manufacturing date <sup>†</sup>                                                | TBD                      |            | TBD                      |            | TBD                      |            |
| 95–98    | Assembly serial number <sup>†</sup>                                            | TBD                      |            | TBD                      |            | TBD                      |            |
| 99–125   | Manufacturer-specific data <sup>†</sup>                                        | TBD                      |            | TBD                      |            | TBD                      |            |
| 126–127  | Vendor-specific data <sup>†</sup>                                              | TBD                      |            | TBD                      |            | TBD                      |            |
| 128–166  | System-integrator-specific data <sup>†</sup>                                   | TBD                      |            | TBD                      |            | TBD                      |            |
| 167–255  | Open                                                                           |                          |            |                          |            |                          |            |

<sup>†</sup> TBD indicates that values are determined at manufacturing time and are module-dependent.


<sup>‡</sup> These TBD values are determined and programmed by the customer (optional).



# TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS682A – AUGUST 1997– REVISED MARCH 1998

## device symbolization (TM4EP64BPN illustrated)



YY = Year Code  
MM = Month Code  
T = Assembly Site Code  
-SS = Speed Code

NOTE A: Location of symbolization may vary.


TM4EP64BJN, TM4EP64BPN, TM4EP64CJN, TM4EP64CPN 4194304 BY 64-BIT  
 TM4EP72BJN, TM4EP72BPN, TM4EP72CJN, TM4EP72CPN 4194304 BY 72-BIT  
 EXTENDED-DATA-OUT DYNAMIC RAM MODULES

SMMS682A – AUGUST 1997– REVISED MARCH 1998

MECHANICAL DATA

BR (R-PDIM-N168)

DUAL IN-LINE MEMORY MODULE



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-161  
 D. Dimension includes de-panelization variations; applies between notch and tab edge.  
 E. Outline may vary above notches to allow router/panelization irregularities.

## **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.