

August 1998

100370

Low Power Universal Demultiplexer/Decoder

General Description


The 100370 universal demultiplexer/decoder functions as either a dual 1-of-4 decoder or as a single 1-of-8 decoder, depending on the signal applied to the Mode Control (M) input. In the dual mode, each half has a pair of active-LOW Enable ($\bar{\rm E}$) inputs. Pin assignments for the $\bar{\rm E}$ inputs are such that in the 1-of-8 mode they can easily be tied together in pairs to provide two active-LOW enables ($\bar{\rm E}_{1a}$ to $\bar{\rm E}_{1b}$, $\bar{\rm E}_{2a}$ to $\bar{\rm E}_{2b}$). Signals applied to auxiliary inputs $\rm H_a$, $\rm H_b$ and $\rm H_c$ determine whether the outputs are active HIGH or active LOW. In the dual 1-of-4 mode the Address inputs are $\rm A_{0a}$, $\rm A_{1a}$ and $\rm A_{0b}$,


 A_{1b} with A_{2a} unused (i.e., left open, tied to V_{EE} or with LOW signal applied). In the 1-of-8 mode, the Address inputs are $A_{0a},\,A_{1a},\,A_{2a}$ with A_{0b} and A_{1b} LOW or open. All inputs have 50 k Ω pulldown resistors.

Features

- 35% power reduction of the 100170
- 2000V ESD protection
- Pin/function compatible with 100170
- Voltage compensated operating range = -4.2V to -5.7V

Logic Symbols







Pin Names	Description
A _{na} , A _{nb}	Address Inputs
$\overline{E}_{na},\overline{E}_{nb}$	Enable Inputs
М	Mode Control Input
H _a	$Z_0 - Z_3 (\overline{Z}_{0a} - \overline{Z}_{3a})$
	Polarity Select Input
Н _ь	$Z_4 - Z_7 (\overline{Z}_{0b} - \overline{Z}_{3b})$
	Polarity Select Input
H _c	Common Polarity
	Select Input
Z ₀ -Z ₇	Single 1-of-8
	Data Outputs
Z _{na} , Z _{nb}	Dual 1-of-4
	Data Outputs

Connection Diagrams


24-Pin DIP



24-Pin Quad Cerpak



Logic Diagram



Note 1: (Z_n) for 1-of-4 applications.

Truth Tables

Dual 1-of-4 Mode (M = A_{2a} = H_c = LOW)

	Inp	uts				H Outputs		Active LOW Outputs (H _a and H _b Inputs LOW)			
 Ē₁ _a Ē₁ _b	\overline{E}_{2a} \overline{E}_{2b}	A _{1a} A _{1b}	A _{0a} A _{0b}	Z _{0a}	Z _{1a}	Z _{2a} Z _{2b}	Z _{3a}	Z _{0a}	Z _{1a}	Z _{2a} Z _{2b}	Z _{3a}
Н	Х	Х	Х	L	L	L	L	Н	Н	Н	Н
Х	Н	X	Х	L	L	L	L	Н	Н	Н	Н
L	L	L	L	Н	L	L	L	L	Н	Н	Н
L	L	L	Н	L	Н	L	L	Н	L	Н	Н
L	L	Н	L	L	L	Н	L	Н	Н	L	Н
L	L	Н	Н	L	L	L	Н	Н	Н	Н	L

Single 1-of-8 Mode (M = HIGH; A_{0b} = A_{1b} = H_a = H_b = LOW)

Inputs						Active HIGH Outputs (Note 2)								
					(H _c	Inpu	ıt HIC	GH)						
Ē₁	Ē ₂	A _{2a}	A _{1a}	A _{0a}	Zo	Z ₁	Z ₂	Z ₃	Z ₄	Z ₅	Z ₆	Z ₇		
Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L		
Х	Н	Х	Х	Х	L	L	L	L	L	L	L	L		
L	L	L	L	L	Н	L	L	L	L	L	L	L		
L	L	L	L	Н	L	Н	L	L	L	L	L	L		
L	L	L	Н	L	L	L	Н	L	L	L	L	L		
L	L	L	Н	Н	L	L	L	Н	L	L	L	L		
L	L	Н	L	L	L	L	L	L	Н	L	L	L		
L	L	Н	L	Н	L	L	L	L	L	Н	L	L		
L	L	Н	Н	L	L	L	L	L	L	L	Н	L		
L	L	Н	Н	Н	L	L	L	L	L	L	L	Н		

H = HIGH Voltage Level
L = LOW Voltage Level

X = Don't Care $\overline{E}_1 = \overline{E}_{1a}$ and \overline{E}_{1b} wired; $\overline{E}_2 = \overline{E}_{2a}$ and \overline{E}_{2b} wired

Note 2: for $H_{\rm C}$ = LOW, output states are complemented

Absolute Maximum Ratings (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Above which the useful life may be impaired.

Storage Temperature (T_{STG})

-65°C to +150°C

 $\begin{array}{c} \text{Maximum Junction Temperature } (T_J) \\ \text{Ceramic} \end{array}$

+175°C

 $\rm V_{\rm EE}$ Pin Potential to Ground Pin

-7.0V to +0.5V

Input Voltage (DC)

 V_{EE} to +0.5V

Output Current (DC Output HIGH)

–50 mA

ESD (Note 4)

≥2000V

Recommended Operating Conditions

Case Temperature (T_C)

Military

-55°C to +125°C

Supply Voltage (V_{EE})

-5.7V to -4.2V

Note 3: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 4: ESD testing conforms to MIL-STD-883, Method 3015.

Military Version DC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_{C} = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	T _C	Condi	Notes	
		-1025	-870	mV	0°C to			
V_{OH}	Output HIGH Voltage				+125°C			
		-1085	-870	mV	−55°C	$V_{IN} = V_{IH} (Max)$	Loading with	(Notes 5, 6, 7)
		-1830	-1620	mV	0°C to	or V _{IL} (Min)	50Ω to -2.0V	
V_{OL}	Output LOW Voltage				+125°C			
		-1830	-1555	mV	−55°C			
		-1035		mV	0°C to			
V_{OHC}	Output HIGH Voltage				+125°C			
		-1085		mV	–55°C	$V_{IN} = V_{IH}$ (Min)	Loading with	(Notes 5, 6, 7)
			-1610	m∨	0°C to	or V _{IL} (Max)	50Ω to -2.0V	
V_{OLC}	Output LOW Voltage				+125°C			
			-1555	mV	-55°C			
V _{IH}	Input HIGH Voltage	-1165	-870	mV	−55°C to	Guaranteed HIGH	(Notes 5, 6, 7, 8)	
					+125°C	All Inputs		
V _{IL}	Input LOW Voltage	-1830	-1475	m∨	−55°C to	Guaranteed LOW	Signal for	(Notes 5, 6, 7, 8)
					+125°C	All Inputs		
I _{IL}	Input LOW Current	0.50		μA	−55°C to	$V_{EE} = -4.2V$		(Notes 5, 6, 7)
					+125°C	$V_{IN} = V_{IL} (Min)$		
I _{IH}	Input HIGH Current							
			240	μA	25°C to			
					+125°C			
						V _{EE} = -5.7V		(Notes 5, 6, 7)
			340	μA	–55°C	V _{IN} = V _{IH} (Max)		
I _{EE}	Power Supply Current	-105	-36	mA	–55°C to	Inputs Open		(Notes 5, 6, 7)
					+125°C			

Note 5: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals –55°C, then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

 $\textbf{Note 6:} \ \, \textbf{Screen tested 100\% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.} \\$

 $\textbf{Note 7:} \ \, \textbf{Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, $+25^{\circ}$C, and $+125^{\circ}$C, Subgroups A1, 2, 3, 7, and 8.} \\$

Note 8: Guaranteed by applying specific input condition and testing V_{OH}/V_{OL}.

AC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Symbol	Parameter	T _C = -55°C		T _C = +25°C		T _C = +125°C		Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t _{PLH}	Propagation Delay	0.3	2.40	0.4	2.20	0.40	2.70	ns		
t_{PHL}	\overline{E}_{na} , \overline{E}_{nb} to Output									
t _{PLH}	Propagation Delay	0.30	2.60	0.40	2.40	0.40	2.90	ns		
t_{PHL}	A _{na} , A _{nb} to Output									(Notes 9, 10,
t _{PLH}	Propagation Delay	0.30	2.60	0.40	2.40	0.40	2.40	ns	Figures 1, 2	11)
t_{PHL}	H _a , H _b , H _c to Output									
t _{PLH}	Propagation Delay	0.40	3.10	0.60	2.80	0.70	3.70	ns		
t_{PHL}	M to Output									
t _{TLH}	Transition Time	0.30	1.60	0.30	1.60	0.30	1.60	ns		(Note 12)
t_{THL}	20% to 80%, 80% to 20%									


Note 9: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 10: Screen tested 100% on each device at +25°C, temperature only, Subgroup A9.

Note 11: Sample tested (Method 5005, Table I) on each Mfg. lot at +25°C, Subgroup A9, and at +125°C, and -55°C Temp., Subgroups A10 and A11.

Note 12: Not tested at +25°C, +125°C and -55°C Temperature (design characterization data).

Test Circuit



Notes:

V_{CC}, V_{CCA} = +2V, V_{EE} = -2.5V L1 and L2 = equal length 50Ω impedance lines R_T = 50Ω terminator internal to scope Decoupling 0.1 μF from GND to V_{CC} and V_{EE} All unused outputs are loaded with 50Ω to GND C_L = Fixture and stray capacitance ≤ 3 pF Pin numbers shown are for flatpak; for DIP see logic symbol

FIGURE 1. AC Test Circuit

Switching Waveforms





FIGURE 2. Propagation Delay and Transition Times

www.national.com



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179