## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89910 Series

## MB89913/915/P915/PV910

## - DESCRIPTION

The MB89910 series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit, single-chip microcontrollers.
In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, timers, a serial interface, an A/D converter, a buzzer output, a low-voltage detection reset, high-voltage driver, a watch prescaler, and external interrupts.
The MB89910 series is applicable to a wide range of applications from consumer products to industrial equipments.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## - FEATURES

- Minimum execution time: $0.50 \mu \mathrm{~s} / 8.0 \mathrm{MHz}$ oscillation
- Interrupt processing time: $4.50 \mu \mathrm{~s} / 8.0 \mathrm{MHz}$ oscillation
- F²MC-8L family CPU core

Instruction set optimized for controllers
Multiplication and division instructions
16-bit arithmetic operations
Test and branch instructions
Bit manipulation instructions, etc.

- Dual-clock control system
(Continued)


## PACKAGE

48-pin Plastic SH-DIP
(DIP-48P-M01)
(FPT-48P-M15)

## MB89910 Series

(Continued)

- High-voltage ports (built-in a pull-down resistor capable)

8 ports for large current
10 ports for small current

- 8-bit PWM timer: 1 channel
- 16-bit timer/counter: 1 channel
- 21-bit timebase timer
- 8-bit serial I/O: 1 channel
- 8 -bit A/D converter: 8 channels
- External interrupt Edge detection function Two channels, including one of which voltage can be applied from -0.3 to +7.0 V
- Low-voltage detection reset (excluding the MB89PV910)
- Low-power consumption modes (subclock mode, watch mode, sleep mode, and stop mode)
- Reset output and power-on reset function
- Watch prescaler

PRODUCT LINEUP

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter Partnumber \& MB89913 \& MB89915 \& MB89P915 \& MB89PV910 \\
\hline Classification \& \multicolumn{2}{|l|}{Mass production product (mask ROM product)} \& One-time PROM product \& Piggyback/ evaluation product (for evaluation and development) \\
\hline ROM size \& \(8 \mathrm{~K} \times 8\) bits (internal mask ROM) \& \(16 \mathrm{~K} \times 8\) bits (internal mask ROM) \& \(16 \mathrm{~K} \times 8\) bits (internal PROM, programmable with general-purpose EPROM programmer) \& \(32 \mathrm{~K} \times 8\) bits (Piggyback) (External ROM) \\
\hline RAM size \& \(256 \times 8\) bits \& \multicolumn{2}{|c|}{\(512 \times 8\) bits} \& \(1 \mathrm{~K} \times 8\) bits \\
\hline CPU functions \& \multicolumn{4}{|l|}{\begin{tabular}{ll} 
Number of instructions: \& 136 \\
Instruction bit length: \& 8 bits \\
Instruction length: \& 1 to 3 bytes \\
Data bit length: \& \(1,8,16\) bits \\
Minimum execution time: \& \(0.50 \mu \mathrm{~s} / 8.0 \mathrm{MHz}\) to \(8.00 \mu \mathrm{~s} / 8.0 \mathrm{MHz}\), or \\
\& \(61 \mu \mathrm{~s} / 32.768 \mathrm{kHz}\) \\
Interrupt processing time: \& \(4.5 \mu \mathrm{~s} / 8.0 \mathrm{MHz}\) to \(72.0 \mu \mathrm{~s} / 8.0 \mathrm{MHz}\), or \\
\& \(549.3 \mu \mathrm{~s} / 32.768 \mathrm{kHz}\) \\
\& Note: The above times depend on the gear \\
\& function.
\end{tabular}} \\
\hline Ports \& \multicolumn{4}{|l|}{High-voltage output ports (P-ch open-drain):

8 (P10 to P17 for large current)
I/O ports (CMOS):
10 (P20 to P27 and P50 to P51 for small current)
I/O ports (N-ch open-drain):
Input ports (CMOS):
Total:
(P00 to P07, P34 to P37, and P40)} <br>
\hline Timebase timer (Timer 1) \& \multicolumn{4}{|l|}{Capable of generating four different intervals at $8.0-\mathrm{MHz}$ oscillation: $0.26,0.51,1.02$, and 524.0 ms} <br>

\hline 8-bit PWM timer (Timer 2) \& \multicolumn{4}{|l|}{| 8-bit timer operation (square wave output capable. Operation clock: 1, 2, 8, or 16 instruction cycles) |
| :--- |
| 8-bit resolution PWM operation (Conversion cycle: $128 \mu \mathrm{~s}$ to 2.0 ms at 8.0 MHz ) |} <br>

\hline 16-bit timer/counter (Timer 3) \& \multicolumn{4}{|l|}{16-bit timer operation (operating clock: 1 instruction cycle) 16-bit event counter operation (Rising/falling/both edges selectable)} <br>
\hline 8-bit serial I/O \& \multicolumn{4}{|c|}{8 bits
LSB first/MSB first selectable
Transfer clock (external, $4 / 8 / 16$ instruction cycles)} <br>

\hline 8-bit A/D converter \& \multicolumn{4}{|r|}{| 8 -bit resolution $\times 8$ channels |
| :--- |
| A/D conversion mode (conversion time of $22.0 \mu \mathrm{~s} / 8.0 \mathrm{MHz}$ ) Sense mode (conversion time of $6.0 \mu \mathrm{~s} / 8.0 \mathrm{MHz}$ ) Continuous activation enabled by external clock or internal clock Reference voltage input (AVR) is provided. |} <br>

\hline
\end{tabular}

## MB89910 Series

(Continued)

| Parameter Partnumber | MB89913 | MB89915 | MB89P915 | MB89PPV910 |
| :---: | :---: | :---: | :---: | :---: |
| External interrupt | 2 independent channels (edge selection, interrupt vector, factor flag) Rising/ falling/both edges selectable Built-in analog noise canceller <br> Used also for wake-up stop/sleep modes. <br> (Edge detection is also permitted in stop mode.) |  |  |  |
| Low-voltage detection reset | (detection <br> (Activated for | inuous oper voltage of $3.3 \pm 0.3 \mathrm{~V}$ ) mittent oper h interrupt und tem) | V, 3.6 $\pm 0.3 \mathrm{~V}$ or <br> dual-clock sys | Not available |
| Low-power consumption (Standby mode) | Sleep mode, stop mode, and watch mode |  |  |  |
| Process | CMOS |  |  |  |
| Operating voltage* | $\begin{aligned} & 3.8 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & 4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  |  |
| EPROM for use | - |  |  | $\begin{aligned} & \text { MBM27C256A- } \\ & 20 \mathrm{CZ} \end{aligned}$ |

*: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV910, the voltage varies with the ICE or the EPROM to be connected.

■ PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89913 <br> MB89915 <br> MB89P915 | MB89PV910 |
| :--- | :---: | :---: |
| DIP-48P-M01 | $\bigcirc$ | $\times$ |
| FPT-48P-M15 | $\bigcirc^{* 1}$ | $\times$ |
| MDP-64C-P02 | $\times$ | $\bigcirc^{\star 2}$ |

$\bigcirc$ : Available $\times$ : Not available
*1: Under examination for development
*2: Available by conversion from MDIP-64 to SH-DIP-48
64SD-48SD-8L2: For conversion (MDP-64C-P02) $\rightarrow$ DIP-48P-M01
Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Note: For more information about each package, see section "■ Package Dimensions."

## MB89910 Series

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- The stack area, etc., is set at the upper limit of the RAM.


## 2. Current Consumption

- In the case of the MB89PV910, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.
However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics.")


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section " $\square$ Mask Options."
Take particular care on the following points:

- A pull-down resistor for P10 to P17, P20 to P27, and for P50 to P51 cannot be set for the MB89P915 and MB89PV910. The MB89915 and MB89913 allow a pull-down resistor to be set for individual pins. Such pins on the MB89P915 and MB89PV910 are fixed to have no pull-down resistor.
- The low-voltage detection reset cannot be used on the MB89PV910. The voltage to be detected by the lowvoltage detection reset is set by using a register for the MB89P915 and by using a mask option for the MB89915 and MB89913. If the detection voltage has been set to a lower value than the operating voltage, however, use the gear function to operate the device with the faster clock at a lower speed, or operate the device with the slower clock. Note that the results of operation are unpredictable if the device is attempted to operate at a lower voltage than the operating voltage with the faster clock put in top gear.


## MB89910 Series

## PIN ASSIGNMENT


(DIP-48P-M01)
(Top view)


## MB89910 Series


(MDP-64C-P02)

## MB89910 Series

## PIN DESCRIPTION

| Pin no. |  |  | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH- } \\ & \mathbf{D I P}^{\star 1} \end{aligned}$ | QFP* ${ }^{\text {2 }}$ | MDIP*3 |  |  |  |
| 26 | 20 | 42 | X0 | A | Main clock crystal oscillator pins |
| 27 | 21 | 43 | X1 |  |  |
| 20 | 14 | 20 | X0A/P60 | I | These pins can select either general-purpose CMOS inputs or subclock oscillator pins by the mask options. When these pins are used as a general-purpose input pin, the pin is a hysteresis input with a built-in noise canceller. |
| 19 | 13 | 19 | X1A/P61 |  |  |
| 24 | 18 | 24 | $\overline{\mathrm{RST}}$ | C | Reset I/O pin <br> This pin is an N-ch open-drain output type with pull-up resistor and a hysteresis input type. "L" is output from this pin by an internal source. The internal circuit is initialized by the input of "L". This pin is with a noise canceller. |
| 18 | 12 | 18 | P00 | D | General-purpose CMOS I/O port This port input is a hysteresis input, with a built-in noise canceller. |
| 17 | 11 | 17 | P01/BZ2 | D | General-purpose CMOS I/O port <br> This port input is a hysteresis input, with a built-in noise canceller. Also serves as a buzzer output. |
| 16 | 10 | 16 | P02/ADST | D | General-purpose CMOS I/O port This port input is a hysteresis input, with a built-in noise canceller. Also serves as the external activation pin for the A/D converter. |
| 15 | 9 | 15 | P03/EC | D | General-purpose CMOS I/O port This port input is a hysteresis input, with a built-in noise canceller. Also serves as the external clock input for the 16-bit timer/counter. |
| 14 | 8 | 14 | P04/PWO | D | General-purpose CMOS I/O port This port input is a hysteresis input, with a built-in noise canceller. Also serves as the PWM output for the 8-bit PWM timer. |
| $\begin{aligned} & 13, \\ & 12 \end{aligned}$ | $\begin{aligned} & 7, \\ & 6 \end{aligned}$ | $\begin{aligned} & 13, \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { P05/SI, } \\ & \text { P06/SO } \end{aligned}$ | D | General-purpose CMOS I/O ports <br> These port inputs are a hysteresis input, with a built-in noise canceller. Also serve as serial data outputs for the 8-bit serial interface. |
| 11 | 5 | 11 | P07/SCK | D | General-purpose CMOS I/O port This port input is a hysteresis input, with a built-in noise canceller. Also serves as the serial transfer clock output for the 8 -bit serial interface. |
| 47 to 40 | 41 to 34 | 63 to 56 | P10 to P17 | G | P-ch high-voltage open-drain output ports for large current |

*1: DIP-48P-M01
(Continued)
*2: FPT-48P-M15
*3: MDP-64C-P02

## MB89910 Series

(Continued)

| Pin no. |  |  | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{\text { DIP }^{\star 1}}{\text { SH- }}$ | QFP*2 | MDIP*3 |  |  |  |
| 38 to 31 | 32 to 25 | 54 to 47 | P20 to P27 | G | P-ch high-voltage open-drain output ports for small current |
| 10 to 7 | 4 to 1 | 10 to 7 | P30/AN0 to P33/AN3 | H | General-purpose N-ch open-drain I/O ports These port inputs are a hysteresis input, each with a built-in noise canceller. Although the pins are also serve as an analog inputs, an analog input does not pass through their noise cancellers. |
| 6 to 3 | 48 to 45 | 6 to 3 | $\begin{aligned} & \text { P34/AN4 to } \\ & \text { P37/AN7 } \end{aligned}$ | F | General-purpose CMOS I/O ports <br> These port inputs are a hysteresis input, each with a built-in noise canceller. Although the pins are also serve as an analog inputs, an analog input does not pass through their noise cancellers. |
| 23 | 17 | 23 | P40/INT0 | D | General-purpose CMOS I/O port <br> This port input is a hysteresis input, with a built-in noise canceller. Also serves as an external interrupt. External interrupt input passes through the noise canceller. |
| 22 | 16 | 22 | P41/INT1 | E | General-purpose N-ch open-drain I/O port This port input is a hysteresis input, with a built-in noise canceller. Also serves as an external interrupt. External interrupt input passes through the noise canceller. |
| 21 | 15 | 21 | P42 | E | General-purpose N-ch open-drain I/O port This port input is a hysteresis input, with a built-in noise canceller. |
| 30 | 24 | 46 | P50 | G | P-ch high-voltage open-drain output ports for small current |
| 29 | 23 | 45 | P51/BZ1 | G | P-ch high-voltage open-drain output port for small current <br> Also serves as a buzzer output. |
| 28 | 22 | 44 | TEST | B | Operating mode selection pin Usually, connect to Vss directly. On the product with an EPROM, the pin is the Vpp pin. |
| 39 | 33 | 55 | VFDP | - | Voltage supply pin connected to a pull-down resistor for ports 1, 2, and 5 In products without a pull-down resistor, in the MB89P915, and in the MB89PV910, this pin should be left open. |

(Continued)
*1: IP-48P-M01
*2: FPT-48P-M15
*3: MDP-64C-P02

## MB89910 Series

(Continued)

| Pin no. |  |  | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { SH- } \\ \text { DIP }^{\star 1} \end{gathered}$ | QFP*2 | MDIP*3 |  |  |  |
| 48 | 42 | 64 | Vcc | - | Power supply pin |
| 25 | 19 | 32,41 | Vss | - | Power supply (GND) pin |
| 1 | 43 | 1 | $\mathrm{AV}_{\text {ss }}$ | - | A/D converter power supply pin Use this pin at the same voltage as $\mathrm{V}_{\text {ss. }}$. |
| 2 | 44 | 2 | AVR | - | A/D converter reference voltage input pin |

*1: IP-48P-M01
*2: FPT-48P-M15
*3: MDP-64C-P02

## MB89910 Series

## - External EPROM pins (MDIP only)

| Pin no. <br> MDIP* | Pin name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 65 | Vpp | 0 | " H " level output pin |
| $\begin{aligned} & 66 \\ & 67 \\ & 68 \\ & 69 \\ & 70 \\ & 71 \\ & 72 \\ & 73 \\ & 74 \end{aligned}$ | A12 <br> A7 <br> A6 <br> A5 <br> A4 <br> A3 <br> A2 <br> A1 <br> A0 | 0 | Address output pins |
| $\begin{aligned} & 75 \\ & 76 \\ & 77 \end{aligned}$ | $\begin{aligned} & \mathrm{O} 1 \\ & \mathrm{O} 2 \\ & \mathrm{O} 3 \end{aligned}$ | I | Data input pins |
| 78 | Vss | 0 | Power supply (GND) pin |
| $\begin{aligned} & 79 \\ & 80 \\ & 81 \\ & 82 \\ & 83 \end{aligned}$ | $\begin{aligned} & 04 \\ & 05 \\ & 06 \\ & 07 \\ & 08 \end{aligned}$ | I | Data input pins |
| 84 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin Outputs "H" during standby. |
| 85 | A10 | 0 | Address output pin |
| 86 | $\overline{\mathrm{OE}}$ | 0 | ROM output enable pin Outputs "L" at all times. |
| $\begin{aligned} & 87 \\ & 88 \\ & 89 \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { A11 } \\ \text { A9 } \\ \text { A8 } \end{array}$ | 0 | Address output pin |
| 90 | A13 | 0 |  |
| 91 | A14 | 0 |  |
| 92 | Vcc | 0 | EPROM power supply pin |

*:MDP-64C-P02

## MB89910 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Main clock <br> At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
| B |  |  |
| C | Hysteresis input (with a noise canceller) | - At an output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - CMOS hysteresis input (with a noise canceller) |
| D | Hysteresis input (with a noise canceller) | - CMOS I/O <br> - CMOS hysteresis input (with a noise canceller) |
| E | Hysteresis input (with a noise canceller) | - N -ch open-drain I/O <br> - CMOS hysteresis input (with a noise canceller) |

(Continued)

## MB89910 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS output <br> - CMOS hysteresis input (with a noise canceller excluding analog inputs) |
| G |  | - P-ch high-voltage open-drain output <br> - At an output pull-down resistor of approximately $100 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ |
| H |  | - N-ch open-drain output <br> - CMOS hysteresis input (with a noise canceller excluding analog inputs) |
| 1 | Hysteresis input (with a noise canceller) | - Subclock <br> The oscillation feedback resistor is built only in the MB89PV910. <br> - CMOS hysteresis input (with a noise canceller) when no subclock is being used |

## MB89910 Series

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\text {cc }}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V cc and V ss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply ( $\mathrm{A} \mathrm{Vcc}_{\mathrm{cc}}$ and AVR ) and analog input from exceeding the digital power supply ( Vcc ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $A V c c=D A V C=V c c$ and $A V s s=A V R=V s s$ even if the $A / D$ and $D / A$ converters are not in use.

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V c c$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than $10 \%$ of the standard $V_{c c}$ value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## MB89910 Series

## PROGRAMMING TO EPROM ON THE MB89P915

The MB89P915 is an OTPROM version of the MP89910 series.

## 1. Features

- 16-Kbyte PROM on chip


## 2. Memory Space

Memory space in each mode such as 16-Kbyte PROM mode is diagrammed below.


## 3. Programming to the EPROM

Since the MB89P915 requires a special method for programming to its PROM, the types of general-purpose EPROM programmers applicable to the MB89P915 are limited. Programming to the PROM on the MB89P915 requires an EPROM programmer applicable to the MB89P915 and a dedicated adapter.

When the operating ROM area for a single chip is 16 Kbytes (C000н to FFFFr) the PROM can be programmed as follows:

## - Programming procedure

(1) Set the EPROM programmer to the MB89P195.
(2) Load program data into the EPROM programmer at 4000 to 7FFFH. (note that addresses 0 COOOH to 0 FFFFH in the operation mode correspond to 4000н to 7FFFн in EPROM mode.)
(3) Program with the EPROM programmer.

## MB89910 Series

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature.
For this reason, a programming yield of $100 \%$ cannot be assured at all times.
6. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

| Part no. | Package | Compatible socket adapter Sun Hayato Co., Ltd. | Recommended programmer manufacturer and programmer name |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Data I/O Co., Ltd. |  |  |
|  |  |  | UNISITE (ver.5.0 or later) | $\begin{gathered} 3900 \\ \text { (ver. } 2.8 \text { or } \\ \text { later) } \end{gathered}$ | $\begin{gathered} 2900 \\ \text { (ver.3.8 or } \\ \text { later) } \end{gathered}$ |
| MB89P915P-SH | SH-DIP-48 | ROM-48QF2-28DP-8L | Recommended |  |  |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Data I/O Co., Ltd.: TEL: USA/ASIA (1)-206-881-6444
EUROPE (49)-8-985-8580

## MB89910 Series

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20CZ

## 2. Programming Socket Adapter

Any special programming adapter is not required since the package for the EPROM to be used is DIP-28.

## 3. Memory Space

EPROM memory space and the memory space on the MB89PV910 are diagrammed below.


## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256A-20CZ.
(2) Load program data into the EPROM programmer at 0000 to 7 7FFFH. (note that addresses 08000 н to 0 FFFFF in the operation mode correspond to 0000 н to 7 FFFн in the EPROM mode.)
(3) Program with the EPROM programmer.

## MB89910 Series

## BLOCK DIAGRAM



## MB89910 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89910 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located the lowest address. The data area is provided immediately above the I/ O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area.

- Memory Space

*: This is an internal PROM on the MB89P915.


## MB89910 Series

## 2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following registers are provided:
Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.
Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification
Extra pointer (EP): A 16-bit pointer for indicating a memory address
Stack pointer (SP): A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## - Structure of the Program Status Register



## MB89910 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## - Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 ' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.
I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low |

$N$-flag: Set to ' 1 ' if the MSB becomes to ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' when the bit is cleared to ' 0 '.

Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared to ' 0 ' otherwise.
V-flag: Set to ' 1 ' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89910 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit resister for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89915. The bank currently in use is indicated by the register bank pointer (RP).

## - Register Bank Configuration



## I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| O0H | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н |  |  | Vacancy |
| 03н |  |  | Vacancy |
| 04н |  |  | Vacancy |
| 05 |  |  | Vacancy |
| 06 |  |  | Vacancy |
| 07 ${ }^{\text {r }}$ | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | STBC | Standby control register |
| 09 ${ }_{\text {н }}$ | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBCR | Time-base timer control register |
| OBн | (R/W) | WPCR | Watch prescaler control register |
| 0 CH | (R/W) | PDR3 | Port 3 data register |
| ODн | (W) | DDR3 | Port 3 direction register |
| ОЕн | (R/W) | BUZR | Buzzer register |
| OFH | (R/W) | EIC | External interrupt control register |
| 10H | (R/W) | PDR1 | Port 1 data register |
| 11н | (R/W) | PDR2 | Port 2 data register |
| 12H | (R/W) | PDR5 | Port 5 data register |
| 13н | (R) | PDR6 | Port 6 data register |
| 14 H | (R/W) | PDR4 | Port 4 data register |
| 15 H | (W) | DDR4 | Port 4 direction register |
| 16 H | (W) | COMR | PWM compare register |
| 17 ${ }^{\text {H}}$ | (R/W) | CNTR | PWM control register |
| 18н | (R/W) | TMCR | 16-bit timer control register |
| 19 н | (R/W) | TCHR | 16-bit timer control register (H) |
| $1 \mathrm{AH}^{\text {H}}$ | (R/W) | TCLR | 16-bit timer control register (L) |
| 1 BH |  |  | Vacancy |
| 1 CH | (R/W) | SMR | Serial mode register |
| 1䉼 | (R/W) | SDR | Serial data register |
| $1 \mathrm{E}_{\mathrm{H}}$ | (R/W) | ADC1 | A/D converter control register 1 |
| 1FH | (R/W) | ADC2 | A/D converter control register 2 |

(Continued)

## MB89910 Series

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 20 H | (R/W) | ADCD | A/D converter data register |
| 21н |  |  | Vacancy |
| 22н | (W) | PCR | Port input control register |
| 23н | (R/W) | LVRC | Low-voltage detection reset control register |
| 24- to 7Вн |  |  | Vacancy |
| 7 CH | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F |  |  | Vacancy |

Note: Do not use vacancies.

## MB89910 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVR | Vss-0.3 | Vss +7.0 | V | $\mathrm{AVR} \leq \mathrm{Vcc}+0.3^{* 1}$ |
|  | Vpp | -0.6 | 13.0 | V |  |
|  | VFDP | Vcc-40 | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
| Input voltage | $\mathrm{V}_{11}$ | Vss-0.3 | V cc +0.3 | V | Except P41*2 |
|  | $\mathrm{V}_{12}$ | Vss-0.3 | 7.0 | V | P41 |
| Output voltage | Vo1 | Vss-0.3 | V cc +0.3 | V | Except P10 to P17, <br> P20 to P27, P50, P51*2 |
|  | Vo2 | Vcc-40.0 | V cc +0.3 | V | $\begin{aligned} & \text { P10 to P17, P20 to P27 } \\ & \text { P50, P51 } \end{aligned}$ |
| " H " level total maximum output current | ऽloн | - | -120 | mA |  |
| " H " level total average output current | $\sum$ lohav | - | -90 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -12 | mA | P00 to P07, P34 to P37, P40 |
|  |  | - | -20 | mA | P20 to P27, P50, P51 |
|  |  | - | -36 | mA | P10 to P17 |
| " H " level average output current | lohav | - | -6 | mA | P00 to P07, P34 to P37, P40 Average value (operating current $\times$ operating rate) |
|  |  | - | -10 | mA | P20 to P27, P50, P51 Average value (operating current $\times$ operating rate) |
|  |  | - | -20 | mA | P10 to P17 <br> Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | Elo | - | 36 | mA |  |
| "L" level total average output current | Elodav | - | 20 | mA | Average value (operating current $\times$ operating rate) |
| "L" level maximum output current | lob | - | 10 | mA | P00 to P07, P30 to P37, P40 to P47 |
| "L" level average output current | Iolav | - | 4 | mA |  |

(Continued)

## MB89910 Series

(Continued)
$(\mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V})$

| Parameter |  | Symbol | Value |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :--- |
|  |  |  |  |  |
|  |  |  | Min. | Max. |  |  |
| Power consumption | PD | - | 440 | mW | SH-DIP: DIP-48-M01 |
|  |  | - | 360 | mW | QFP: FPT-48-M15 |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: Take care so that $A V R$ does not exceed $V_{c c}+0.3 \mathrm{~V}$ and $V_{c c}$ does not exceed $V_{c c}$, such as when power is turned on.
*2: $\mathrm{V}_{\mathrm{\prime}}$ and Vo must not exceed $\mathrm{Vcc}+0.3 \mathrm{~V}$.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | 4.5* | 5.5* | V | Normal operation assurance range*(MB89PV910) |
|  |  | 3.8* | 5.5* | V | Normal operation assurance range*(MB89P915/915/913) |
|  |  | 2.7 | 5.5 | V | Watch mode, sub-RUN mode |
|  |  | 1.5 | 5.5 | V | Retains the RAM state in stop mode |
| A/D converter reference input voltage | AVR | 0.0 | Vcc | V |  |
| High-voltage pull-down resistor supply voltage | VFDP | Vcc-35.0 | $\mathrm{Vcc}+0.3$ | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."

Figure 1 Operating Voltage vs. Main Clock Operating Frequency


Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 /$ Fch.
Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB89910 Series

## 3. DC Characteristics

| Parameter | $\begin{gathered} \text { Sym- } \\ \text { bol } \end{gathered}$ | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | Vıнs | P00 to P07, <br> P30 to P37, <br> P40 to P42, <br> P60, P61 <br> X0, RST <br> X1, TEST | - | 0.8 Vcc | - | $\begin{gathered} V_{c c}+ \\ 0.3 \end{gathered}$ | V |  |
| "L" level input voltage | Vııs | P00 to P07, <br> P30 to P37, <br> P40 to P42, <br> P60, P61 <br> X0, RST <br> X1, TEST | - | $\begin{gathered} \text { Vss - } \\ 0.3 \end{gathered}$ | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | V ${ }_{1}$ | $\begin{aligned} & \text { P30 to P33, } \\ & \text { P42 } \end{aligned}$ | - | $\begin{gathered} \mathrm{V}_{\text {ss }}- \\ 0.3 \end{gathered}$ | - | $\begin{gathered} V_{c c}+ \\ 0.3 \end{gathered}$ | V |  |
|  | V D 2 | P41 | - | $\begin{gathered} \hline \text { Vss - } \\ 0.3 \end{gathered}$ | - | 7.0 | V |  |
| "H" level output voltage | Vон1 | P00 to P07, P30 to P37, P40 to P42, P60, P61 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V | Excluding P30 to P33 and P41, P42 |
|  | Vон2 | $\begin{aligned} & \text { P20 to P27, } \\ & \text { P50, P51 } \end{aligned}$ | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 3.0 | - | - | V |  |
|  | Vонз | P10 to P17 | $\mathrm{IOH}=-20 \mathrm{~mA}$ | 3.0 | - | - | V |  |
| "L" level output voltage | Vol1 | P00 to P07, P30 to P37, P40 to P42, P60, P61 | $\mathrm{loL}=1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL2 | $\overline{\mathrm{RST}}$, | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.6 | V |  |
| Input leakage current | ILI | P00 to P07, P30 to P37, P40 to P42, P60, P61 | $0<\mathrm{V}_{1}<\mathrm{V}_{\text {cc }}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |
| Output leakage current | ILO1 | $\begin{aligned} & \text { P20 to P27, } \\ & \text { P50, P51 } \end{aligned}$ | V = VFDP | - | - | -10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VFDP}=\mathrm{V}_{\mathrm{cc}}- \\ & 35.0 \mathrm{~V} \end{aligned}$ |
|  | ILo2 | P10 to P17 | V I $=\mathrm{VFDP}$ | - | - | -20 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{VFDP}=\mathrm{V}_{\mathrm{cc}}- \\ & 35.0 \mathrm{~V} \end{aligned}$ |
| Pull-up resistance | Rpull | $\overline{\mathrm{RST}}$, | V IN $=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ |  |
| Pull-down resistance | Rpd | P10 to P17, P20 to P27, P50, P51 | V I $=5.0 \mathrm{~V}$ | 50 | 100 | 150 | $\mathrm{k} \Omega$ | Assuming the pull-down resistor option selected |

(Continued)

## MB89910 Series

(Continued)
$\left(\mathrm{AVR}=\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Sym-bol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{1}$ <br> When lowvoltage detection reset operation is enabled, Ilvo is added to each power supply current. |  | Vcc | $\begin{aligned} & \mathrm{F} \mathrm{FH}=8 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{tinst}^{2}=0.5 \mu \mathrm{~s} \end{aligned}$ <br> when A/D conversion is stopped | - | 10.0 | 18.0 | mA | MB89P915 |
|  | $\mathrm{lcC1}$ |  |  | - | 9 | 15 | mA | MB89913/ 915/PV910 |
|  |  |  | $\begin{aligned} & \mathrm{F}_{\mathrm{CH}}=8 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=3.8 \mathrm{~V} \\ & \mathrm{tinst}^{2}=8.0 \mu \mathrm{~s} \end{aligned}$ <br> when $A / D$ conversion is stopped | - | 3.0 | 6.0 | mA | MB89P915 |
|  |  |  |  | - | 1.8 | 2.4 | mA | MB89913/ <br> 915/PV910 |
|  | lcs1 |  |  | - | 3 | 7 | mA |  |
|  | lcs2 |  |  | - | 1.2 | 1.8 | mA |  |
|  | lcsb |  | $\begin{aligned} & \mathrm{F} \mathrm{cL}=32 \mathrm{kHz} \\ & \mathrm{~V} \mathrm{cc}=3.0 \mathrm{~V} \\ & \text { Subclock mode } \end{aligned}$ | - | 1.2 | 3.6 | mA | MB89P915 |
|  |  |  |  | - | 60 | 180 | $\mu \mathrm{A}$ | MB89913/ 915/PV910 |
|  | lcs3 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{CL}}=32 \mathrm{kHz} \\ & \mathrm{VCc}=3.0 \mathrm{~V} \end{aligned}$ <br> Subclock sleep mode | - | 32 | 64 | $\mu \mathrm{A}$ |  |
|  | Icct |  | $\begin{aligned} & \mathrm{FCL}=32 \mathrm{kHz} \\ & \mathrm{VCC}=3.0 \mathrm{~V} \end{aligned}$ <br> - Watch mode <br> - Main clock stop mode at dual- clock system | - | 4 | 20 | $\mu \mathrm{A}$ |  |
|  | Icca |  | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=8 \mathrm{MHz} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \text { tinst }^{2}=0.5 \mu \mathrm{~s} \end{aligned}$ <br> when A/D conversion is activated | - | 12.5 | 22.5 | mA |  |

(Continued)

## MB89910 Series

(Continued)

| Parameter | $\begin{aligned} & \text { Sym- } \\ & \text { bol } \end{aligned}$ | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{11}$ <br> When lowvoltage detection reset operation is enabled, Itvo is added to each power supply current. | Іссн | Vcc | $\begin{aligned} & \mathrm{FcL}=32.678 \mathrm{kHz}, \\ & \mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \end{aligned}$ <br> - Subclock stop mode <br> - Main clock stop mode at single clock system | - | - | 10 | $\mu \mathrm{A}$ |  |
|  | Ivvo |  | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, <br> - Subclock stop mode <br> - Main clock stop mode at single clock system | - | 60 | 120 | $\mu \mathrm{A}$ | Power consumption of low-voltage detection reset |
|  | IR | AVR | $\begin{aligned} & \mathrm{F} \mathrm{CH}=8 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \end{aligned}$ when A/D conversion is activated | - | 200 | - | $\mu \mathrm{A}$ |  |
|  | IRH | AVR | $\begin{aligned} & \mathrm{F} \mathrm{CH}=8 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \end{aligned}$ <br> when A/D conversion is stopped | - | - | 10 | $\mu \mathrm{A}$ |  |
| Input capacitance | CIN | Other than AVss, AVR, Vcc, and $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: The power supply current is measured at external clock.
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## MB89910 Series

## 4. AC Characteristics

(1) Reset Timing
$\left(\mathrm{AVR}=\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{~s}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Value |  |  | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| $\overline{\text { RST } " L " ~ p u l s e ~ w i d t h ~}$ | tzLZH | - | 48 txcyL | - | - | ns |  |
| $\overline{\text { RST }}$ noise limit width | tzLNc | - | 30 | 50 | 80 | ns |  |

Note: txcyl is the oscillation period $(1 / \mathrm{FcH})$ to input to the X 0 .

(2) Power-on Reset

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff | - | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.


## MB89910 Series

(3) Clock Timing
$\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | - | 2 | - | 8 | MHz |  |
|  | Fcı | X0A, X1A | - | - | 32.768 | - | kHz |  |
| Clock cycle time | txcyL | $\mathrm{X0}, \mathrm{X} 1$ | - | 125 | - | 500 | ns |  |
|  | tıxcy | X0A, X1A | - | - | 30.5 | - | $\mu \mathrm{s}$ |  |
| Input clock pulse width | $\begin{aligned} & \text { Pw } \\ & \text { Put } \end{aligned}$ | X0 | - | 30 | - | - | ns | External clock |
|  | PwhL Pwll | X0A | - | - | 15.2 | - | $\mu \mathrm{s}$ |  |
| Input clock rising/falling time | tcc | X0, X0A | - | - | - | 10 | ns | External clock |

## - X0 and X1 Timing and Conditions



- Main Clock Conditions



## MB89910 Series

- XOA and X1A Timing and Conditions

- Subclock Conditions

(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 32/Fсн | $\mu \mathrm{s}$ | $\begin{aligned} & \text { Operation at } \mathrm{FCH}_{\mathrm{CH}}=8 \mathrm{MHz} \text {; } \\ & \left(4 / \mathrm{F}_{\mathrm{CH}}\right) \text { tinst }=0.5 \mu \mathrm{~s} \end{aligned}$ |
|  |  | 2/FcL | $\mu \mathrm{S}$ | $\begin{aligned} & \text { Operation at } \mathrm{FcL}=32.768 \mathrm{kHz} \text {; } \\ & (4 / \mathrm{FCH}) \text { tinst }=61.036 \mu \mathrm{~s} \\ & \hline \end{aligned}$ |

Note: When operating at 8 MHz , the cycle varies with the execution time.

## MB89910 Series

## (5) Low-voltage Detection Reset

$\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\text {ss }} 0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Detection voltage at power supply voltage fall | VDL1 | - | 3.00 | 3.60 | V | $V_{\text {DH }}$ and $V_{\text {DL }}$ are set for the MB89913/915 by mask options and for the MB89P915 by a register. |
|  | VDL2 | - | 3.30 | 3.90 | V |  |
|  | VDL3 | - | 3.70 | 4.40 | V |  |
| Detection voltage at power supply voltage rise | Vot1 | - | 3.10 | 3.80 | V |  |
|  | VDH2 | - | 3.40 | 4.10 | V |  |
|  | VDH3 | - | 3.80 | 4.60 | V |  |
| Hysteresis width | $\Delta \mathrm{V}$ | - | 0.10 | - | V |  |
| Reset insensitive time | t. | - | 0.3 | - | $\mu \mathrm{s}$ |  |
| Reset sensitive width | tıw | - | 16 txcyL | - | ns |  |
| Reset detection delay time | to | - | - | 2.0 | $\mu \mathrm{s}$ |  |
| Voltage regulation (V $\mathrm{V} / \mathrm{t} \Delta$ ) | VCR | - | - | 0.10 | V/us |  |


tosc oscillation stabilization time $2^{18}=32.8 \mathrm{~ms}\left(\mathrm{~F}_{\mathrm{CH}}=8 \mathrm{MHz}\right)$


## MB89910 Series

## (6) Serial I/O Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tstov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tshsL | SCK | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tslsh | SCK |  | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO time | tslov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsh | SI, SCK |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 1/2 tinst* | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

## MB89910 Series

- Internal Shift Clock Mode

- External Shift Clock Mode



## MB89910 Series

## (7) Peripheral Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Peripheral input "H" level pulse width | тьн | $\begin{aligned} & \text { EC, ADST } \\ & \text { INTO, INT1 } \end{aligned}$ | - | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" level pulse width | tiHL | EC, ADST INT0, INT1 |  | 2 tins* | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."

(8) Peripheral input noise limit width

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Peripheral input " H " level noise limit width 1 | tinnc1 | All inputs excluding INT1 and INT0 | 7 | 15 | 30 | ns | $\begin{aligned} & \hline \text { MB89PV910 } \\ & \text { MB89P915 } \end{aligned}$ |
|  |  |  | 15 | 30 | 60 | ns | $\begin{aligned} & \hline \text { MB89913/ } \\ & 915 \end{aligned}$ |
| Peripheral input " $L$ " level noise limit width 1 | tLINC1 | All inputs excluding INT1 and INT0 | 7 | 15 | 30 | ns | $\begin{aligned} & \text { MB89PV910 } \\ & \text { MB89P915 } \end{aligned}$ |
|  |  |  | 15 | 30 | 60 | ns | $\begin{aligned} & \hline \text { MB89913/ } \\ & 915 \end{aligned}$ |
| Peripheral input " H " level noise limit width 2 | thencz | INT1, INT0 | 30 | 50 | 100 | ns | MB89PV910 MB89P915 |
|  |  |  | 50 | 100 | 250 | ns | $\begin{aligned} & \hline \text { MB89913/ } \\ & 915 \end{aligned}$ |
| Peripheral input " $L$ " level noise limit width 2 | tLINC2 | INT1, INT0 | 30 | 50 | 100 | ns | MB89PV910 MB89P915 |
|  |  |  | 50 | 100 | 250 | ns | $\begin{aligned} & \hline \text { MB89913/ } \\ & 915 \end{aligned}$ |

Note: The minimum rating is always cancelled, while values equal to or greater than maximum ratings are not cancelled.

P00 to P07,
P30 to P37,
P40 to P42,
P60, P61,
SCK, SI, EC
INT0, INT1
ADST


## MB89910 Series

## 5. A/D Converter Electrical Characteristics

| Parameter | $\begin{gathered} \text { Sym- } \\ \text { bol } \end{gathered}$ | Pin name | Condition | Value |  |  | Unit | $\underset{\mathbf{k s}}{\text { Remar }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 8 | bit |  |
| Total error |  |  |  | - | - | $\pm 3.0$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 1.0$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 0.9$ | LSB |  |
| Zero transition voltage | Vot | ANO to AN7 |  | $\begin{aligned} & \text { AVss-1.5 } \\ & \mathrm{LSB} \end{aligned}$ | $\begin{aligned} & \mathrm{AV} \text { ss }+0.5 \\ & \mathrm{LSB} \end{aligned}$ | $\begin{aligned} & \mathrm{AV} \text { ss }+2.5 \\ & \mathrm{LSB} \end{aligned}$ | mV |  |
| Full-scale transition voltage | Vfst | AN0 to AN7 |  | $\begin{aligned} & \text { AVR-3.5 } \\ & \text { LSB } \end{aligned}$ | $\begin{aligned} & \text { AVR-1.5 } \\ & \text { LSB } \end{aligned}$ | $\begin{gathered} \text { AVR }+0.5 \\ \text { LSB } \end{gathered}$ | mV |  |
| Interchannel disparity | - | - |  | - | - | 1.0 | LSB |  |
| A/D mode conversion time |  |  |  | - | 44 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Sense mode conversion time |  |  |  | - | 12 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Analog port input current | Iain | ANO to AN7 | $\begin{aligned} & \mathrm{AVR}=\mathrm{V} \mathrm{Cc}=5.0 \\ & \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | ANO to AN7 | - | 0.0 | - | AVR | V |  |
| Reference voltage |  | AVR |  | 3.4 | - | AVcc | V |  |
| Reference voltage supply current | IR | AVR | $\mathrm{AVR}=5.0 \mathrm{~V}$ | - | 200 | - | $\mu \mathrm{A}$ |  |

*: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 6. A/D Converter Glossary

- Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 8 , analog voltage can be divided into $2^{8}=256$.

- Linearity error (unit: LSB)

The deviation of the straight line drawn connecting the zero transition point ("0000 0000 " $\leftrightarrow$ " 00000001 ") with the full-scale transition point ("1111 1111" $\leftrightarrow$ "1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values

## MB89910 Series



## 7. Notes on Using A/D Converter

## - Input impedance of the analog input pins

The A/D converter used for the MB89910 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion. For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low. If a higher accurancy is required, set the output impedance in this series to $2 \mathrm{k} \Omega$ or less.
Note that if the impedance cannot be kept low output impedance, it is recommended either to use the software to continuously activate the $A / D$ converter for simulating longer sampling time or to connect an external capacitor of approx. $0.1 \mu \mathrm{~F}$ to the analog input pin.

## - Analog Input Equivalent Circuit

If the output impedance of external circuit is high, it is recommended to connect an external capacitor of approx. $0.1 \mu \mathrm{~F}$.


## - Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

## MB89910 Series

## EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage

(2) "H" Level Output Voltage

(3) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


VIHs: Threshold when input voltage in hysteresis characteristics is set to " H " level
Vıs: Threshold when input voltage in hysteresis characteristics is set to "L" level

## MB89910 Series

(4)

Icc1 vs. Vcc, Icc2 vs. Vcc


Ics1 vs. Vcc, Ics2 vs. Vcc Ics, Ics2 (mA)



(Continued)

## MB89910 Series

(Continued)

(5) Pull-up Resistance


## MB89910 Series

## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol | Meaning |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)

## MB89910 Series

(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri 8 bits, $\mathrm{i}=0$ to 7$)$ |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> $($ Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim:$ | Number of instructions |
| \#: | Number of bytes |
| Operation: | Operation of an instruction |

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.


## MB89910 Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $(\mathrm{dir}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) + off $) \leftarrow(A)$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(\mathrm{A})$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + + -- | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ ( dir) | AL | - | - | + +-- | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+\text { off })\end{array}\right.$ | AL | - | - | + +-- | 06 |
| MOV A,ext | 4 | 3 | (A) $\leftarrow$ (ext) | AL | - | - | + + - - | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}\text { ( })\end{array}\right)$ | AL | - | - | + + - - | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP}))$ | AL | - | - | + +-- | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(A) \leftarrow$ d16 | AL | AH | dH | + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off}), \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1) \end{aligned}$ | AL | AH | dH | + +-- | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow($ ext $),(\mathrm{AL}) \leftarrow(e x t+1)$ | AL | AH | dH | + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{A}) \mathrm{l}+1)$ | AL | AH | dH | + + - - | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + - - | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 |  | $($ (A) $) \leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 |  | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | ( AX ) $\leftarrow \mathrm{d} 16$ | - | - | - | --- | E6 |
| MOVW A,PS | 2 |  | $(\mathrm{A}) \leftarrow$ (PS) | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow$ ( A$)$ | - | - | - | + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | --- | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A,T | 3 | 1 | $(A) \leftrightarrow(T)$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | _ | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | (A) $\leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89910 Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (IX) +off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | $+++-$ | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | - - - - | C2 |
| INCW A | 3 | 1 | (A) $\leftarrow(A)+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(A) \leftarrow(A L) \times(T L)$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\longrightarrow \mathrm{C} \rightarrow \mathrm{A}-$ | - | - | - | $++-+$ | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) - ( (EP) ) | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | $++\mathrm{R}-$ | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | $++\mathrm{R}-$ | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | $++\mathrm{R}-$ | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)

## MB89910 Series

(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(A) \leftarrow(A L) \vee d 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | --- - | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions ( 17 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $V \forall N=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - |  | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | - | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | (PC) $\leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 |  | Vector call | - | - | - |  | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | --- | 50 |
| PUSHW IX | 4 | 1 |  | - | -- | 41 |  |  |
| POPW IX | 4 | 1 |  | - | - | - | --- | 51 |
| NOP | 1 | 1 |  | - | --- | 00 |  |  |
| CLRC | 1 | 1 |  | - | - | --- | 81 |  |
| SETC | 1 | 1 |  | - | - | - | $---R$ | 91 |
| CLRI |  |  | - | - | - | $---S$ | 80 |  |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |

## MB89910 Series

## INSTRUCTION MAP

| L H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | $\begin{array}{r} \text { PUSHW } \\ \mathrm{A} \end{array}$ | POPW <br> A | MOV A,ext | MOVW A,PS | CLRI | SETI | CLRB dir: 0 | BBC <br> dir: 0,rel | INCW <br> A | DECW A | JMP <br> @A | $\begin{array}{r} \text { MOVW } \\ \text { A,PC } \end{array}$ |
| 1 | MULU <br> A | DIVU <br> A | JMP addr16 | CALL addr16 | PUSHW $\mathrm{IX}$ | POPW IX | MOV ext,A | MOVW PS,A | CLRC | SETC | CLRB dir: 1 | BBC <br> dir: 1 ,rel | INCW SP | DECW SP | MOVW SP,A | MOVW A,SP |
| 2 | ROLC <br> A | CMP <br> A | ADDC <br> A | SUBC <br> A | $\mathrm{XCH}_{\mathrm{A}, \mathrm{~T}}$ | XOR <br> A | AND <br> A | OR <br> A | MOV <br> @A,T | MOV A,@A | CLRB dir:2 | BBC <br> dir: 2,rel | INCW IX | DECW IX | MOVW IX,A | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | ADDCW A | SUBCW A | $\begin{gathered} \text { XCHW } \\ \text { A, T } \end{gathered}$ | XORW <br> A | ANDW A | ORW <br> A | MOVW @A,T | MOVW A,@A | CLRB <br> dir: 3 | BBC <br> dir: 3,rel | INCW EP | DECW EP | MOVW EP,A | MOVW <br> A,EP |
| 4 | MOV <br> A,\#d8 | CMP <br> A,\#d8 | $\begin{aligned} & \text { ADDC } \\ & \text { A,\#d8 } \end{aligned}$ | SUBC <br> A,\#d8 |  | $\begin{aligned} & \text { XOR } \\ & \text { A,\#d8 } \end{aligned}$ | AND A,\#d8 | OR <br> A,\#d8 | DAA | DAS | CLRB <br> dir: 4 | BBC <br> dir: 4,rel | MOVW A,ext | MOVW ext,A | MOVW A,\#d16 | $\begin{array}{r} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{PC} \end{array}$ |
| 5 | MOV <br> A,dir | CMP <br> A,dir | ADDC A,dir | SUBC A,dir | MOV dir,A | $\begin{aligned} & \text { XOR } \\ & \text { A,dir } \end{aligned}$ | AND A,dir | OR <br> A,dir | MOV <br> dir,\#d8 | CMP dir,\#d8 | $\begin{aligned} & \text { CLRB } \\ & \quad \text { dir: } 5 \end{aligned}$ | BBC <br> dir: 5,rel | MOVW A,dir | MOVW <br> dir,A | MOVW SP,\#d16 | $\begin{array}{r} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{SP} \end{array}$ |
| 6 | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{~A}, @ \mathrm{X}+\mathrm{d} \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { A,@IX + d } \end{aligned}$ | $\begin{aligned} & \text { ADDC } \\ & \text { A,@IX +d } \end{aligned}$ | SUBC <br> A,@IX +d | $\begin{aligned} & \text { MOV @IX } \\ & +d, A \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \text { @A,IX +d } \end{aligned}$ | AND <br> A,@IX +d | OR <br> A,@IX +d | MOV @IX +d,\#d8 | CMP <br> @lX+d,\#d8 | $\begin{aligned} & \text { CLRB } \\ & \text { dir: } 6 \end{aligned}$ | BBC <br> dir: 6,rel | $\begin{array}{\|l\|} \text { MOVW } \\ \text { A,@IX +d } \end{array}$ | MOVW @IX +d,A | MOVW <br> IX,\#d16 | $\begin{array}{r} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{IX} \end{array}$ |
| 7 | MOV A,@EP | CMP <br> A,@EP | ADDC <br> A,@EP | $\begin{aligned} & \text { SUBC } \\ & \text { A,@EP } \end{aligned}$ | MOV <br> @EP,A | $\begin{aligned} & \text { XOR } \\ & \text { A,@EP } \end{aligned}$ | AND A,@EP | OR <br> A,@EP | MOV <br> @EP,\#d8 | CMP <br> @EP,\#d8 | CLRB dir: 7 | BBC <br> dir: 7,rel | MOVW A,@EP | MOVW @EP,A | MOVW EP,\#d16 | XCHW <br> A,EP |
| 8 | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{~A}, \mathrm{RO} \end{aligned}$ | CMP A,RO | $\begin{aligned} & \text { ADDC } \\ & \text { A,R0 } \end{aligned}$ | $\begin{aligned} & \text { SUBC } \\ & \text { A,R0 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R0,A } \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \text { A,R0 } \end{aligned}$ | AND A,R0 | $\begin{aligned} & \text { OR } \\ & \text { A,RO } \end{aligned}$ | MOV R0,\#d8 | CMP R0,\#d8 | SETB <br> dir: 0 | BBS <br> dir: 0,rel | INC | DEC <br> R0 | CALLV <br> \#0 | BNC <br> rel |
| 9 | MOV A,R1 | CMP A,R1 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R1 } \end{aligned}$ | SUBC <br> A,R1 | $\begin{array}{r} \mathrm{MOV} \\ \mathrm{R} 1, \mathrm{~A} \end{array}$ | $\begin{aligned} & \text { XOR } \\ & \text { A,R1 } \end{aligned}$ | AND A,R1 | $\begin{aligned} & \text { OR } \\ & \quad \text { A,R1 } \end{aligned}$ | MOV R1,\#d8 | CMP R1,\#d8 | SETB <br> dir: 1 | BBS <br> dir: 1,rel | INC <br> R1 | $\text { DEC }_{\text {R1 }}$ | CALLV \#1 | BC <br> rel |
| A | MOV <br> A,R2 | CMP A,R2 | $\begin{aligned} & \mathrm{ADDC} \\ & \mathrm{~A}, \mathrm{R} 2 \end{aligned}$ | SUBC <br> A,R2 | $\begin{array}{r} \mathrm{MOV} \\ \mathrm{R} 2, \mathrm{~A} \end{array}$ | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \mathrm{R} 2 \end{aligned}$ | AND A,R2 | $\begin{aligned} & \text { OR } \\ & \quad \text { A,R2 } \end{aligned}$ | MOV <br> R2,\#d8 | CMP R2,\#d8 | SETB <br> dir: 2 | BBS <br> dir: 2,rel | INC <br> R2 | DEC <br> R2 | CALLV <br> \#2 | BP <br> rel |
| B | $\begin{array}{r} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 3 \end{array}$ | CMP A,R3 | $\begin{array}{r} \text { ADDC } \\ \text { A,R3 } \end{array}$ | SUBC A,R3 | $\begin{array}{\|r\|} \hline \mathrm{MOV} \\ \mathrm{R} 3, \mathrm{~A} \end{array}$ | $\begin{array}{\|r} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 3 \end{array}$ | AND A,R3 | $\begin{aligned} & \text { OR } \\ & \text { A,R3 } \end{aligned}$ | MOV R3,\#d8 | CMP R3,\#d8 | SETB <br> dir: 3 | BBS <br> dir: 3,rel | INC R3 | $\begin{array}{r} \text { DEC } \\ \text { R3 } \end{array}$ | CALLV \#3 | BN <br> rel |
| C | $\begin{array}{r} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R4} \end{array}$ | CMP A,R4 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R4 } \end{aligned}$ | SUBC A,R4 | $\begin{aligned} & \text { MOV } \\ & \text { R4,A } \end{aligned}$ | $\begin{array}{\|l} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{R} 4 \end{array}$ | AND A,R4 | $\begin{aligned} & \text { OR } \\ & \qquad \text { A,R4 } \end{aligned}$ | MOV R4,\#d8 | CMP R4,\#d8 | SETB <br> dir: 4 | BBS <br> dir: 4,rel | INC <br> R4 | $\begin{aligned} & \text { DEC } \\ & \mathrm{R} 4 \end{aligned}$ | CALLV <br> \#4 | BNZ <br> rel |
| D | $\begin{array}{r} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R} 5 \end{array}$ | CMP A,R5 | $\begin{array}{r} \text { ADDC } \\ \text { A,R5 } \end{array}$ | SUBC A,R5 | $\begin{aligned} & \text { MOV } \\ & \text { R5,A } \end{aligned}$ | $\begin{array}{\|c} \text { XOR } \\ \text { A,R5 } \end{array}$ | AND A,R5 | $\begin{aligned} & \text { OR } \\ & \text { A,R5 } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { R5,\#d8 } \end{aligned}$ | CMP R5,\#d8 | SETB <br> dir: 5 | BBS <br> dir: 5,rel | INC <br> R5 | $\begin{aligned} & \text { DEC } \\ & \text { R5 } \end{aligned}$ | CALLV \#5 | BZ <br> rel |
| E | MOV A,R6 | CMP A,R6 | $\begin{array}{r} \text { ADDC } \\ \text { A,R6 } \end{array}$ | SUBC <br> A,R6 | $\begin{array}{r} \mathrm{MOV} \\ \mathrm{R} 6, \mathrm{~A} \end{array}$ | $\begin{array}{\|l} \text { XOR } \\ \text { A,R6 } \end{array}$ | AND A,R6 | $\begin{aligned} & \text { OR } \\ & \quad \text { A,R6 } \end{aligned}$ | MOV R6,\#d8 | CMP R6,\#d8 | SETB <br> dir: 6 | BBS <br> dir: 6,rel | INC <br> R6 | DEC <br> R6 | CALLV \#6 | BGE <br> rel |
| F | $\begin{array}{\|} \mathrm{MOV} \\ \mathrm{~A}, \mathrm{R7} \end{array}$ | CMP A,R7 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R7 } \end{aligned}$ | SUBC A,R7 | $\begin{aligned} & \text { MOV } \\ & \text { R7,A } \end{aligned}$ | $\begin{array}{\|l} \text { XOR } \\ \text { A,R7 } \end{array}$ | AND A,R7 | $\begin{aligned} & \text { OR } \\ & \quad \text { A,R7 } \end{aligned}$ | MOV <br> R7,\#d8 | CMP R7,\#d8 | SETB <br> dir: 7 | BBS <br> dir: 7,rel | INC <br> R7 | DEC <br> R7 | CALLV \#7 | BLT <br> rel |

## MB89910 Series

## MASK OPTIONS

| No. | Part number | MB89PV910 |  | MB89913MB89915 | MB89P915 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -101 | -102 |  | -101 | -102 |
|  | Specifying procedure | Setting not possible | Setting not possible | Specify when ordering masking | Setting not possible | Setting not possible |
| 1 | Selection either single or dual clock <br> Single-clock mode Dual-clock mode | Single clock | Dual clock | Selectable | Single clock | Dual clock |
| 2 | $\begin{gathered} \text { Pull-down resistors } \\ {\left[\begin{array}{l} \text { P17 to P10 } \\ \text { P27 to P20 } \\ \text { P51, P50 } \end{array}\right.} \end{gathered}$ | All pins fixed to without pull-down resistor |  | Can be selected per pin. | All pins fixed to without pull-down resistor |  |
| 3 | Voltage to be detected for lowvoltage detection reset $\left[\begin{array}{l} 3.3 \pm 0.3 \mathrm{~V} \\ 3.6 \pm 0.3 \mathrm{~V} \\ 4.0 \pm 0.3 \mathrm{~V} \end{array}\right.$ | Cannot be used. |  | Selectable | Can be set by register. |  |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89913P-SH | 48-pin Plastic SH-DIP |  |
| MB89915P-SH | (DIP-48P-M01) |  |
| MB89P915P-101-SH |  |  |
| MB89P915P-102-SH | 48-pin Plastic QFP |  |
| MB89913PF | (FPT-48P-M15) |  |
| MB89915PF |  |  |
| MB89P915PF-101 |  |  |
| MB89P915PF-102 | MB89PV910C-101-ES-SH | 64-pin Ceramic MDIP |
| MB89PV910C-102-ES-SH | (MDP-64C-P02) |  |

## MB89910 Series

## PACKAGE DIMENSIONS


(Continued)

## 48-pin Plastic QFP (FPT-48P-M15)



MB89910 Series
(Continued)

## 64-pin Ceramic MDIP (MDP-64C-P02)



## FUJITSU LIMITED

## For further information please contact:

Japan<br>FUJITSU LIMITED<br>Corporate Global Business Support Division<br>Electronic Devices<br>KAWASAKI PLANT, 4-1-1, Kamikodanaka<br>Nakahara-ku, Kawasaki-shi<br>Kanagawa 211-88, Japan<br>Tel: (044) 754-3763<br>Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED \#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

