SCAS174A - MAY 1991 - REVISED APRIL 1996


- Members of the Texas Instruments
   Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines Directly
- Provide Extra Bus Driving/Latches
   Necessary for Wider Address/Data Paths or
   Buses With Parity
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) Packages, 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

### description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ACT16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

54ACT16841 . . . WD PACKAGE 74ACT16841 . . . DGG OR DL PACKAGE (TOP VIEW)



A buffered output-enable ( $1\overline{OE}$  or  $2\overline{OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCAS174A - MAY 1991 - REVISED APRIL 1996

### description (continued)


The 74ACT16841 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16841 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16841 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 10-bit latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	Χ	Χ	Z


## logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)





## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)–0.	5 V to $V_{CC}$ + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1)	5 V to $V_{CC}$ + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±500 mA
Maximum package power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DGG package	e 1 W
DL package	1.4 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

		54ACT16841		41	74ACT16841			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		4	2			V
VIL	Low-level input voltage		Š	0.8			0.8	V
VI	Input voltage	0	PA	VCC	0		VCC	V
Vo	Output voltage	0	7	VCC	0		VCC	V
ІОН	High-level output current		5	-24			-24	mA
l <sub>OL</sub>	Low-level output current	, C	7	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

 $<sup>2. \</sup>quad \text{The maximum package power dissipation is calculated using a junction temperature of } 150\,^{\circ}\text{C} \text{ and a board trace length of } 750\,\text{mils}.$ 

# 54ACT16841, 74ACT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS174A - MAY 1991 - REVISED APRIL 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	V	T,	<u> </u> = 25°C		54ACT16841		74ACT16841		UNIT
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
	Jan - 50 uA	4.5 V	4.4			4.4		4.4		
	IOH =-50 μA	5.5 V	5.4			5.4		5.4		
VOH	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		3.8		V
	10H = -24 IIIA	5.5 V	4.94			4.8	_	4.8		
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V				3.85	141	3.85		
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	
	ΙΟΣ = 30 μΑ	5.5 V			0.1	4	0.1		0.1	
VOL	I <sub>OL</sub> = 24 mA	4.5 V			0.36	Ό,	0.44		0.44	V
	IOL = 24 IIIA	5.5 V			0.36	Q <sub>C</sub>	0.44		0.44	
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				Y <sub>Q</sub>	1.65		1.65	
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3						pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		11						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	T <sub>A</sub> = 25°C		16841	74ACT16841		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high		4		4	4	4		ns
t <sub>su</sub>	Setup time, data before LE↓		1.5		1.5	25.11	1.5		ns
t <sub>h</sub> Hold time, data after LE↓	Hold time, data often I E I	High	3		2-30	7.	3		no
		Low	4.5		4.5		4.5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	54ACT	16841	74ACT	16841	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
<sup>t</sup> PLH	D	Q	4	7.1	10.3	4	11.8	4	11.8	ns		
<sup>t</sup> PHL		ά	3.2	6.9	11	3.2	12.2	3.2	12.2	115		
<sup>t</sup> PLH	LE	Q	4.5	7.7	11.3	4.5	12.7	4.5	12.7	20		
t <sub>PHL</sub>		σ	4.3	7.8	11.4	4.3	12.7	4.3	12.7	ns		
<sup>t</sup> PZH	ŌĒ	0	3.1	6.4	10.1	3.1	11.3	3.1	11.3	20		
t <sub>PZL</sub>	OE	Q	<sup>Q</sup> [		3.8	7.6	12.1	3.8	13.7	3.8	13.7	ns
t <sub>PHZ</sub>		= 0	4	7.3	9.5	4	10.2	4	10.2	no		
t <sub>PLZ</sub>	ŌĒ	Q	4	6.8	8.9	4	9.6	4	9.6	ns		




<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

SCAS174A - MAY 1991 - REVISED APRIL 1996

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER			TEST CO	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance	Downs discipation conscitance	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	41	pF
	rower dissipation capacitance	Outputs disabled	CL = 50 pr,	I = I IVIIIZ	10	

### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated