131072-word × 8-bit CMOS Flash Memory

The Hitachi HN28F101 is a 131072-word x 8-bit CMOS flash Memory, realizing on-board programming. It programs or erases data with only on-board power supply (12 V V_{PP} supply/5 V V_{CC} supply). It programs data with fast programming algorithm by command inputs. It has two types of erase algorithm: automatic erase and fast erase by command inputs. Automatic erase function can erase data automatically without external control only by inputting trigger pulse and inform erase completion to CPU by status polling. The HN28F101 can control programming erase algorithm externally.

Features

• On-board power supply (V_{CC}/V_{PP})

 $V_{CC} = 5 \text{ V} \pm 10\%$

 $V_{PP} = V_{SS}$ to V_{CC} (Read)

 $V_{PP} = 12.0 \text{ V} \pm 0.6 \text{ V} \text{ (Erase/Program)}$

· Fast access time

120 ns/150 ns/200 ns (max)

· Programming function

Byte programming

Programming time: 25 µs typ/byte Address, data, control latch function

· On-board automatic erase function

Chip erase

Erase time: 1 s typ

Address, data, control latch function

Status polling function

· Low power dissipation

 $I_{CC} = 10 \text{ mA typ (Read)}$

 $I_{CC} = 20 \mu A \max (Standby)$

 $I_{PP} = 30 \text{ mA typ (Auto erase/Program)}$

 $I_{PP} = 20 \mu A \text{ max (Read/Standby)}$

• Erasing endurance: 10,000 times

• Pin arrangement: 32-pin JEDEC standard

Package

32-pin DIP

32-pin SOP

32-pin TSOP

32-pin PLCC

Ordering Information

Type No.	Access time	Package		
HN28F101P-12	120 ns	32-pin plastic		
HN28F101P-15	150 ns	(DP-32)		
HN28F101P-20	200 ns			
HN28F101FP-12	120 ns	32-pin plastic SOP		
HN28F101FP-15	150 ns	(FP-32D)		
HN28F101FP-20	200 ns			
HN28F101T-12	120 ns	32-pin plastic		
HN28F101T-15	150 ns	(TFP-32DA)		
HN28F101T-20	200 ns			
HN28F101R-12	120 ns	32-pin plastic TSOP		
HN28F101R-15	150 ns	(TFP-32DAR)		
HN28F101R-20	200 ns			
HN28F101CP-12	120 ns	32-pin PLCC		
HN28F101CP-15	150 ns	(CP-32)		
HN28F101CP-20	200 ns			

HN28F101 Series


Ordering 1	Information	(cont.)
------------	-------------	---------

Type No.	Access time	Package
HN28F101TD-12	120 ns	32-pin plastic
HN28F101TD-15	150 ns	(TFP-32D)
HN28F101TD-20	200 ns	
HN28F101RD-12	120 ns	32-pin plastic
HN28F101RD-15	150 ns	(TFP-32DR)
HN28F101RD-20	200 ns	


Pin Description

Pin name	Function
A0-A16	Address
I/O0-I/O7	Input/output
CE	Chip enable
OE	Output enable
WE	Write enable
V _{CC}	Power supply
V _{PP}	Programming power supply
V _{SS}	Ground


Pin Arrangement



Pin Arrangement (cont)



Block Diagram



HN28F101 Series

Mode Selection

		Pin							
Mode	DIP, SOP, PLCC TSOP	V _{PP} (1) (9)	CE (22) (30)	OE (24) (32)	WE (31) (7)	A9 (26) (2)	I/O0 – I/O7 (13 – 15, 17 – 21) (21 – 23, 25 – 29)		
Read	Read	V _{CC} *6	V _{IL}	V _{IL}	V _{IH}	A9	Dout		
	Output disable	V _{CC}	V _{IL}	V _{IH}	V _{IH}	Х	High-Z		
	Standby	V_{CC}	V_{IH}	X	Χ	Х	High-Z		
	Identifier*1	V _{CC}	V _{IL}	V _{IL}	V _{IH}	VH*2	ID		
Command	Read ^{*3,*5}	V _{PP}	V _{IL}	V _{IL}	V _{IH}	A9	Dout		
program	Output disable	V _{PP}	V _{IL}	V _{IH}	V _{IH}	Х	High-Z		
	Standby	V _{PP}	V _{IH}	Х	Х	Х	High-Z		
	Write*4	V _{PP}	V _{IL}	V _{IH}	V _{IL}	A9	Din		

Notes: 1. Device identifier code can be output in command programming mode. Refer to the table of command address and data input.

- V_H: 11.5 ≤ V_H ≤ 12.5V.
 Data can be read when 12 V is applied to V_{PP}. Device identifier code can be output by command inputs.
- 4. Refer to the table of command address and data input. Data is programmed, erased, or verified after mode setting by command inputs.
- 5. Status of automatic erase can be verified in this mode. Status outputs on I/O7. I/O0 to I/O6 are in high impedance state.
- 6. $X : V_{IH}$ or V_{IL} . $V_{PP} = 0 V$ to V_{CC}

Command Address and Data Input

		First cycle			Second cycle				
Command	The number of cycle	Operation Address mode ^{*1}		Data*3	Operation mode*1	Address*2	Data*3		
Read (memory)*4	1	Write	Х	00H	Read	RA	Dout		
Read identified codes	2	Write	Х	90H	Read	IA	ID		
Setup erase/erase*5	2	Write	Х	20H	Write	Х	20H		
Erase verify*5	2	Write	EA	A0H	Read	Х	EVD		
Setup auto erase/ auto erase*6	2	Write	Х	30H	Write	Х	30H		
Setup program/ program* ⁷	2	Write	Х	40H	Write	PA	PD		
Program verify*7	2	Write	Х	C0H	Read	Х	PVD		
Reset	2	Write	Х	FFH	Write	Х	FFH		

Notes: 1. Refer to command program mode in mode selection about operation mode.

- 2. Refer to device identifier mode. IA = Identifier address, PA = Programming address, EA = Erase verify address, RA = Read address
- 3. Refer to device identifier mode. PA are latched by programming command. ID = Identifier output code, PD = Programming data, PVD = Programming verify output data, EVD = Erase verify output data
- 4. Command latch default value when applying 12 V to V_{PP} is "00H". Device is in read mode after V_{PP} is set 12 V (before other command is input).
- 5. All data in chip are erased. Erase data according to fast high-reliability erase flowchart.
- All data in chip are erased. Data are erased automatically by internal logic circuit. External
 erase verify is not required. Erasure completion must be verified by status polling after
 automatic erase starts.
- 7. Program data according to fast high-reliability programming flowchart.

HN28F101 Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
All input and output voltage*1	Vin, Vout	-0.6^{*2} to +7.0	V
V _{PP} voltage*1	V _{PP}	-0.6 to +14.0	V
V _{CC} voltage*1	V _{CC}	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range*3	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +80	°C

- Notes: 1. Relative to V_{SS} . 2. Vin, Vout, V_{ID} min = -2.0 V for pulse width \leq 20 ns. 3. Device storage temperature range before programming.

Capacitance (Ta = 25° C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin	_	_	6	pF	Vin = 0 V
Output capacitance	Cout	_	_	12	pF	Vout = 0 V

HN28F101 Series

Read Operation

DC Characteristics (V $_{CC}$ = 5 V \pm 10%, V $_{PP}$ = V $_{CC\sim}$ V $_{SS}$, Ta = 0 to +70 $^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Input leakage current	I _{LI}	_	_	2	μΑ	Vin = 0 to V _{CC}
Output leakage current	I _{LO}	_	_	2	μΑ	Vout = 0 to V _{CC}
V _{PP} current	I _{PP1}	_	_	20	μA	V _{PP} = 5.5 V
Standby V _{CC} current	I _{SB1}	_	_	1	mA	CE = V _{IH}
	I _{SB2}	_	_	20	μΑ	CE = V _{CC}
Operating V _{CC} current	ating V _{CC} current I _{CC1} —		6	15	mA	lout = 0 mA, f = 1 MHz
	I _{CC2}	_	10	30	mA	lout = 0 mA, f = 8 MHz
Input voltage*3	V _{IL}	-0.3*1	_	0.8	V	
	V _{IH}	2.2	_	V _{CC} + 0.3*2	V	
Output voltage	V _{OL}	_	_	0.45	V	I _{OL} = 2.1 mA
	V _{OH}	2.4		_	V	I _{OH} = -400 μA

- Notes: 1. V_{IL} min = -2.0 V for pulse width \leq 20 ns.

 - V_{IH} max = V_{CC} + 1.5 V for pulse width ≤ 20 ns.
 If V_{IH} is over the specified maximum value, read operation cannot be guaranteed.
 - 3. Only defined for DC and long cycle function test. V_{IL} max = 0.45 V, V_{IH} min = 2.4 V for AC function test.

HN28F101 Series

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , Ta = 0 to $+70^{\circ}C$)

Test Conditions

• Input pulse levels: 0.45 V/2.4 V

• Input rise and fall times: 10 ns

• Output load: 1TTL Gate + 100 pF (Including scope and jig.)


 Reference levels for measuring timing: 0.8 V, 2.0 V

HN28F101-12 HN28F101-15 HN28F101-20

									Test
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	condition
Address to output delay	t _{ACC}	_	120	_	150	_	200	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t _{CE}	_	120	_	150	_	200	ns	$\overline{OE} = V_{IL}$
OE to output delay	t _{OE}	_	60	_	70	_	80	ns	CE = V _{IL}
OE high to output float*1	t _{DF}	0	40	0	50	0	60	ns	CE = V _{IL}
Address to output hold	t _{OH}	5	_	5	_	5	_	ns	$\overline{CE} = \overline{OE} = V_{IL}$

Note: 1. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Read Timing Waveform




Command Programming/Data Programming/Erase Operation

DC Characteristics (V $_{CC}$ = 5 V \pm 10%, V $_{PP}$ = 12.0 V \pm 0.6 V, Ta = 0 to +70 $^{\circ}C$)

Parameter		Symbol	Min	Тур	Max	Unit	Test condition
Input leakage	current	ILI	_	_	2	μA	Vin = 0 V to V _{CC}
Output leaka	ge current	I _{LO}	_	_	2	μA	Vout = 0 V to V _{CC}
Standby V _{CC}	current	I _{SB1}	_	_	1	mA	CE = V _{IH}
		I _{SB2}	_	_	200	μΑ	CE = V _{CC}
Operating	Read	I _{CC1}	_	6	15	mA	lout = 0 mA, f = 1 MHz
V _{CC} current		I _{CC2}	_	10	30	mA	lout = 0 mA, f = 8 MHz
	Program	I _{CC3}	_	2	10	mA	
	Erase	I _{CC4}	_	10	40	mA	In automatic erase
		I _{CC5}	_	5	15	mA	In high-reliability erase
V _{PP} current	Read	I _{PP1}	_	_	1	mA	V _{PP} = 12.6 V
	Program	I _{PP2}	_	5	30	mA	In programming
	Erase	I _{PP3}	_	35	80	mA	In automatic erase
		I _{PP4}	_	10	30	mA	In high-reliability erase
Input voltage		V_{IL}	- 0.3 ^{*4}	_	0.8	V	
		V_{IH}	2.2	_	V _{CC} + 0.3*5	V	
Output voltag	е	V _{OL}	_	_	0.45	V	I _{OL} = 2.1 mA
		V _{OH}	2.4		_	V	I _{OH} = -400 μA

Notes: 1. V_{CC}/V_{PP} power on/off timing

 V_{CC} must be applied before or simultaneously V_{PP} , and removed after or simultaneously V_{PP} . This V_{CC}/V_{PP} power on/off timing must be satisfied at V_{CC}/V_{PP} on/off caused by power failure.



- 2. V_{PP} must not exceed 14 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while $V_{PP} = 12 \text{ V}$.
- 4. V_{IL} min = -1.0 V for pulse width \leq 20 ns.
- 5. If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.

HN28F101 Series

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{PP} = 12.0 \text{ V} \pm 0.6 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

Test condition

• Input pulse levels: 0.45 V/2.4 V

• Input rise and fall times: 10 ns

• Output load: 1TTL Gate + 100 pF (Including scope and jig.)

• Reference levels for measuring timing: 0.8 V, 2.0 V

		HN28I	F101-12	HN28F101-15		15 HN28F101-20		Took
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Test Unit condition
Command programming cycle time	t _{CWC}	120	_	150		200	_	ns
Address setup time	t _{AS}	0	_	0	_	0	_	ns
Address hold time	t _{AH}	60	_	60	_	60	_	ns
Data setup time	t _{DS}	50	_	50	_	50	_	ns
Data hold time	t_{DH}	10	_	10	_	10	_	ns
CE setup time	t _{CES}	0	_	0	_	0	_	ns
CE hold time	^t CEH	50	_	50	_	50	_	ns
V _{PP} setup time	t _{VPS}	100	_	100	_	100	_	ns
V _{PP} hold time	t_{VPH}	100	_	100	_	100	_	ns
WE programming pulse width	t_{WEP}	70	_	70	_	80	_	ns
WE programming pulse high time	t _{WEH}	40	_	40	_	40	_	ns
OE setup time before command programming	t _{OEWS}	0	_	0	_	0	_	ns
OE setup time before verify	toers	6	_	6	_	6	_	μs
Verify access time	t_{VA}	_	120	_	150	_	200	ns
Verify access time in erase	t _{VAE}	_	300	_	300	_	300	ns
$\overline{\text{OE}}$ setup time before status polling	t _{OEPS}	120	_	120	_	120	_	ns
Status polling access time	t _{SPA}	_	120	_	150	_	200	ns
Standby time before programming	t _{PPW}	25	_	25	_	25	_	μs
Standby time in erase	t _{ET}	9	11	9	11	9	11	ms
Output disable time*3	t _{DF}	0	40	0	50	0	60	ns
Total erase time in automatic erase*3	t _{AET}	_	30	_	30	_	30	s

- Notes: 1. $\overline{\text{CE}}$, $\overline{\text{OE}}$, and $\overline{\text{WE}}$ must be fixed high during V_{PP} transition from 5 V to 12 V or from 12 V to 5 V.
 - 2. Refer to read operation when $V_{PP} = V_{CC}$ about read operation while $V_{PP} = 12 \text{ V}$.
 - 3. t_{DF} is defined as the time at which the output achieves the open circuit condition and data is no longer driven.
 - 4. Address are taken into on the falling edge of write-enable pulse and addresses are latched on the rising edge of write-enabke pulse during chip-enable is low. Data is latched on the rising edge of write-enable pulse during chip-enable is low.


Erase and Program Time

	Erase and program mode	Min	Typ*4	Max	Unit
Chip (128 kB) erase time	Auto erase mode	_	1	30	second
	Fast high-reliability erase mode*2, 3	_	0.6	30	second
Chip (128 kB) program time	Fast high-reliability program mode*3	_	5	81 ^{*5}	second

Notes: 1. Each values are same for all read access version.

- 2. Excludes pre-write process before erasure and verify process (6 µs x 128 kB).
- 3. Excludes system overhead.
- 4. Ta = 25°C, V_{PP} = 12 V, V_{CC} = 5 V
- 5. Theoretical value calculated from fast high-reliability programming flowchart. (25 μ s program + 6 μ s verify) x 20 times x 128 kB = 81 second.

Automatic Erase Timing Waveform




Status Polling

Status polling allows the status of the flash memory to be determined. If the flash memory is set to the status polling mode during erase cycle, I/O7 pin is lowered to V_{OL} level to indicate that the flash memory is performing erase operation. I/O7 pin is set to the V_{OH} level when erase operation has finished.

Notes: In automatic erase mode, the device automatically processes to pre-write all "0" before erasing. Therefore, it is not required to pre-write by fast high-reliability programming.

Fast High-Reliability Programming

This device can be applied the fast high-reliability programming algorithm shown in following flowchart. This algorithm allows to obtain fasterprogramming time without any voltage stress to the device nor deterioration in reliability of programmed data.




Fast High-Reliability Programming Flowchart

Notes: In case of two or more devices are programmed simultaneously, following steps should be apllied to avoid over programming for the verified device.

- (1) Write set up program command to FFH,
- (2) Write program command to FFH,
- (3) Write program verify command to 00H and program verify address to read address.


Fast High-Reliability Programming Timing Waveform



Notes: The data output level during program verification may result in an intermediate level between V_{OH} and V_{OL} due to an insufficiently programmed.

Fast High-Reliability Erase

This device can be applied the fast high-reliability erase algorithm showm in following flowchart This algorithm allows to abtain faster erase time without any voltage any voltage stress to the device nor deterioration in reliability of data.




Fast High-Reliability Erasing Flowchart

Notes: In case of two or more devices are erased simultaneously, following steps should be applied to avoid over erase for verified device.

- (1) Write set up erase command to A0H and set erase verify address to verify address.
- (2) Write erase command to A0H.
- (3) Write erase verify command to A0H.

Erase Timing Waveforms



Notes: The data output level during erasure verification may result in an intermediate level between V_{OH} and V_{OL} due to an insufficiently erased.

Mode Description

Device Identifier Mode

The device identifier mode allows the reading out of binary codes that identify manufacturer and type of device, from outputs of flash memory. By this mode, the device will be automatically matched its own corresponding erase and programming algorithm, using programming equipment.

HN28F101 Series Identifier Code

Identifier	Pins DIP. SOP, PLCC TSOP	A0 (12) (20)	I/O7 (21) (29)	I/O6 (20) (28)	I/O5 (19) (27)	I/O4 (18) (26)	I/O3 (17) (25)	I/O2 (15) (23)	I/O1 (14) (22)	I/O0 (13) (21)	Hex Data
Manufacture	r code	V_{IL}	0	0	0	0	0	1	1	1	07
Device code		V _{IH}	0	0	0	1	1	0	0	1	19

Notes : 1. Device identifier code can be read out by applying 12.0 V ± 0.5 V to A9 when $V_{PP} = V_{CC}$, or inputting command while $V_{\mbox{\footnotesize{PP}}}$ is 12 V.

- 2. A1 to A8, A10 to A16, and $\overrightarrow{CE} = \overrightarrow{OE} = V_{IL}$, $\overrightarrow{WE} = V_{IH}$ 3. $V_{CC} = V_{PP} = 5 \text{ V} \pm 10\%$