PRELIMINARY

November 1990

NS32FX210 Facsimile/Data Modem **Analog Front End (AFE)**

General Description

The NS32FX210 is a highly integrated A/D and D/A Converters with Filtering device optimized for FAX and data modem analog front end applications. Using advanced switched capacitor techniques, AFE combines receive bandpass and transmit lowpass channel filters with a companding PCM encoder and decoder. The device employs a conventional serial PCM interface capable of being clocked at 1.536 MHz. A number of programmable functions may be controlled via a serial control port.


Channel gains are programmable over a 25.4 dB range in each direction, and a programmable filter is included to enable Hybrid Balancing to be adjusted to suit a wide range of loop impedance conditions. Both transformer and active Data Access Arrangement (DAA) circuits with real or complex termination impedances can be balanced by this filter, with cancellation in excess of 30 dB being readily achievable when measured across the passband against standard test termination networks.

To enable AFE to interface to the DAA circuit, six programmable latches are included; each may be configured as either an input or an output.

Features

- Transmit and receive PCM channel filters
- μ-law companding encoder and decoder
- Transmit power amplifier drives 300Ω
- 1.536 MHz serial PCM data
- Programmable Functions:
 - Receive gain: 25.4 dB range, 0.1 dB steps
 - Transmit gain: 25.4 dB range, 0.1 dB steps
 - Hybrid balance cancellation filter
 - 6 interface latches
 - Analog loopback
 - Digital loopback
- Direct interface to single secondary winding line transformer
- Standard serial control interface
- 80 mW operating power (typ)
- 1.5 mW standby power (typ)
- TTL and CMOS compatible digital interfaces


Block Diagram



TL/H/10781-1


TRI-STATE® is a registered trademark of National Semiconductor Corporation

Connection Diagrams



TL/H/10781-7

Order Number NS32FX210J See NS Package Number J28A



TL/H/10781-2

Order Number NS32FX210V See NS Package Number V28A

Pin Descriptions

PIN D	escriptions
Pin	Description
V_{CC}	$+5V \pm 5\%$ power supply.
V_{BB}	$-5V \pm 5\%$ power supply.
GND	Ground. All analog and digital signals are referenced to this pin.
FS _R	Receive Frame Sync Input. Normally a pulse or squarewave with an 8 kHz or 9.6 kHz repetition rate is applied to this input to define the start of the receive time slot assigned to this device.
FS _X	Transmit Frame Sync Input. Normally a pulse or squarewave with an 8 kHz or 9.6 kHz repetition rate is applied to this input to define the start of the transmit time slot assigned to this device.

- BCLK Bit clock input used to shift PCM data into and out of the D_X and D_R pins. BCLK may vary from 64 kHz to 4.096 MHz in 8 kHz increments, and must be synchronous with MCLK.
- MCLK Master clock input used by the switched capacitor filters and the encoder and decoder sequencing logic. Must be 1.536 MHz and synchronous with BCLK.
- VF_RI The Receive analog high-impedance input. Voice frequency signals present on this input are encoded as a μ -law PCM bit stream and shifted out on the D_B pin.
- VF $_{\chi}$ O The Transmit analog power amplifier output, capable of driving load impedances as low as 300 Ω (depending on the peak overload level required). PCM data received on the D $_{\chi}$ pin is decoded and appears at this output as voice frequency signals.
- D_R This Receive Data TRI-STATE® output remains in the high impedance state except during the receive time slot during which the receive PCM data byte is shifted out on the rising edges of BCLK.
- $\overline{\text{TS}}_{\text{R}}$ Normally this open-drain output is floating in a high impedance state. It pulls low when a time-slot is active on the D_R output.
- D_X This transmit data input is inactive except during the transmit time slot when the transmit PCM data is shifted in on the falling edges of BCLK.
- CCLK Control Clock Input. This clock shifts serial control information into or out from Cl and CO when the CS input is low, depending on the current instruction. CCLK may be asynchronous with the other system clocks.
- Cl Serial control data is shifted into the AFE via this pin when $\overline{\text{CS}}$ is low. It can be connected to CO if required.
- CO Serial control data is read out of AFE via this pin when \overline{CS} is low and a read has been requested in Byte 1 of the control instruction. It can be connected to CI if required.
- CS Chip Select Input. When this pin is low, control information can be written to or read from AFE via the CI and CO pin.
- IL5-IL0 Each Interface Latch I/O pin may be individually programmed as an input or an output determined by the state of the corresponding bit in the Latch Direction Register (LDR). For pins configured as inputs, the logic state sensed on each input is latched into the Interface Latch Register (ILR) whenever control data is written to the AFE, while CS is low, and the information is shifted out on the CO pin. When configured as outputs, control data written into the ILR appears at the corresponding IL pins.
- MR This logic input must be pulled low for normal operation of the AFE. When pulled momentarily high (at least 1 μs), all programmable registers in the device are reset to the states specified under "Power-On Initialization".
- NC No Connection. Do not connect to this pin. Do not route traces through this pin.

Functional Description

POWER-ON INITIALIZATION

When power is first applied, power-on reset circuitry initializes the AFE and puts it into the power-down state. The gain control registers for the transmit and receive gain sections are programmed to OFF (00000000), the hybrid balance circuit is turned off and the power amp is disabled. The Latch Direction Register (LDR) is pre-set with all IL pins programmed as inputs, placing the DAA interface pins in a high impedance state. Other initial states in the Control Register are indicated in Section 2.0.

A reset to these same initial conditions may also be forced by driving the MR pin momentarily high. This may be done either when powered-up or down. For normal operation this pin must be pulled low. If not used, MR should be hardwired to ground.

The desired modes for all programmable functions may be initialized via the control port prior to a Power-up command.

POWER-DOWN STATE

Following a period of activity in the powered-up state the power-down state may be re-entered by writing any of the control instructions into the serial control port with the "P" bit set to "1" as indicated in Table I. It is recommended that the chip be powered down before writing any additional instructions. In the power-down state, all non-essential circuitry is de-activated and the D_R output is in the high impedance TRI-STATE condition.

The coefficients stored in the Hybrid Balance circuit and the Gain Control registers, the data in the LDR and ILR, and all control bits remain unchanged in the power-down state unless changed by writing new data via the serial control port, which remains active. The outputs of the Interface Latches also remain active, maintaining the ability to monitor and control the DAA.

RECEIVE FILTER AND ENCODER

The receive section input, VF_RI, is a high impedance summing input which is used as the differencing point for the internal hybrid balance cancellation signal. No external components are necessary to set the gain. Following this circuit is a programmable gain amplifier which is controlled by the contents of the Receive Gain Register (see Programmable Functions section). An active pre-filter then precedes the 3rd order high-pass and 5th order low-pass switched capacitor filters. The A/D converter has a compressing characteristic according to the standard μ 255 coding law. A

precision on-chip voltage reference ensures accurate and highly stable transmission levels. Any offset voltage arising in the gain-set amplifier, the filters or the comparator is canceled by an internal auto-zero circuit.

Each encode cycle begins immediately following the Receive time-slot. The total signal delay referenced to the start of the time-slot is approximately 165 μs (due to the Receive Filter) plus 125 μs (due to encoding delay), which totals 290 μs . Data is shifted out on D_R during the time slot on eight rising edges of BCLK.

DECODER AND TRANSMIT FILTER

PCM data is shifted into the Decoder's Transmit PCM Register via the D_X pin during the time-slot on the 8 falling edges of BCLK. The Decoder consists of an expanding DAC with $\mu255$ law decoding characteristic. Following the Decoder is a 5th order low-pass switched capacitor filter with integral Sin x/x correction for the 8 kHz or 9.6 kHz sample and hold. A programmable gain amplifier, which must be set by writing to the Transmit Gain Register, is included, and finally a Power Amplifier capable of driving a 300Ω load to ±3.5 V, a 600Ω load to ±3.5 V or a $15~\mathrm{k}\Omega$ load to ±4.0 V at peak overload.

A decode cycle begins immediately after the transmit timeslot, and 10 μ s later the Decoder DAC output is updated. The total signal delay is 10 μ s plus 120 μ s (filter delay) plus 62.5 μ s ($\frac{1}{2}$ frame) which gives approximately 190 μ s.

PCM INTERFACE

The FS_R and FS_X frame sync inputs determine the beginning of the 8-bit receive and transmit time-slots respectively. They may have any duration from a single cycle of BCLK HIGH to one MCLK period LOW.

Two different relationships may be established between the frame sync inputs and the actual time-slots on the PCM busses by setting bit 3 in the Control Register (see Table II). In Non-delayed Data Timing mode, time-slots begin nominally coincident with the rising edge of the appropriate FS input. The alternative is to use Delayed Data Timing mode in which each FS input must be high at least a half-cycle of BCLK earlier than the time-slot.

Receive and Transmit frames and time-slots may be skewed from each other by any number of BCLK cycles. During each Receive time-slot, the D_{R} output shifts data out from the PCM register on the rising edges of BCLK. $\overline{\mbox{TS}}_{R}$ also pulls low for the first $71\!/_{\!2}$ bit times of the time-slot. Serial PCM data is shifted into the D_{X} input during each Transmit time-slot on the falling edges of BCLK.

Functional Description (Continued)

SERIAL CONTROL PORT

Control information and data are written into or read-back from the AFE via the serial control port consisting of the control clock CCLK, the serial data input, CI, and output, CO, and the Chip Select input, CS. All control instructions require 2 bytes, as listed in Table I, with the exception of a single byte power-up/down command. The byte 1 bits are used as follows: bit 7 specifies power up or power down; bits 6, 5, 4, and 3 specify the register address; bit 2 specifies whether the instruction is read or write; bit 1 specifies a one or two byte instruction; and bit 0 is not used.

To shift control data into the AFE, CCLK must be pulsed 8 times while \overline{CS} is low. Data on the CI input is shifted into the serial input register on the falling edge of each CCLK pulse. After all data is shifted in, the contents of the input shift register are decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide \overline{CS} pulse or may follow the first contiguously, i.e., it is not mandatory for \overline{CS} to return high between the first and second control bytes. At the end of CCLK8 in the 2nd control byte the data is loaded into the appropriate programmable register. \overline{CS} may remain low continuously when programming successive registers, if desired. However, \overline{CS} should be set high when no data transfers are in progress.

To readback Interface Latch data or status information from the AFE, the first byte of the appropriate instruction is strobed in during the first $\overline{\text{CS}}$ pulse, as defined in Table I. $\overline{\text{CS}}$ must then be taken low for a further 8 CCLK cycles, during which the data is shifted onto the CO pin on the rising edges

of CCLK. When $\overline{\text{CS}}$ is high the CO pin is in the high-impedance TRI-STATE, enabling the CO pins of many devices to be bussed together.

Programmable Functions

1.0 POWER-UP/DOWN CONTROL

Following power-on initialization, power-up and power-down control may be accomplished by writing any of the control instuctions listed in Table I into the AFE with the "P" bit set to "0" for power-up or "1" for power-down. Normally it is recommended that all programmable functions be initially programmed while the device is powered down. Power state control can then be included with the last programming instruction or the separate single-byte instruction. Any of the programmable registers may also be modified while the device is powered-up or down by setting the "P" bit as indicated. When the power-up or down control is entered as a single byte instruction, bit one (1) must be reset to a 0.

When a power-up command is given, all de-activated circuits are activated, but the TRI-STATE PCM output, D_R , will remain in the high impedance state until the second FS_R pulse after power-up.

2.0 CONTROL REGISTER INSTRUCTION

The first byte of a READ or WRITE instruction for the Control Register is as shown in Table I. The second byte has the bit functions shown in Table II.

TABLE I. Programmable Register Instructions

Function			В	yte 1	Note	1)			Byte 2 (Note 1)							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Single Byte Power-Up/Down	Р	Х	Х	Х	Х	X	0	×				No	one			
Write Control Register	Р	0	0	0	0	0	1	Х			;	See Ta	able II			
Read-Back Control Register	Р	0	0	0	0	1	1	Х			;	See Ta	able II			
Write to Interface Latch Register	Р	0	0	0	1	0	1	Х		-	S	ee Ta	ble V			
Read Interface Latch Regiser	Р	0	0	0	1	1	1	Х			S	See Ta	ble V			
Write Latch Direction Register	Р	0	0	1	0	0	1	Х			5	See Ta	able IV	/		
Read Latch Direction Register	Р	0	0	1	0	1	1	Х			5	See Ta	able I\			
Write Transmit Gain Register	Р	0	1	0	0	0	1	Х			5	See Ta	able V	111		
Read Transmit Gain Register	Р	0	1	0	0	1	1	Х			5	See Ta	able V	Ш		
Write Receive Gain Register	P	0	1	0	1	0	1	X			:	See Ta	able V	'II		
Read Receive Gain Register	Р	0	1	0	1	1	1	Х				See Ta	able V	' 11		
Write Transmit PCM Enable/Disable	Р	1	0	0	1	0	1	Х				(No	te 4)			
Read Transmit PCM Enable/Disable	P	1	0	0	1	1	1	Х				(No	te 4)			
Write Receive PCM Enable/Disable	Р	1	0	1	0	0	1	Х				(No	te 4)	-		
Read Receive PCM Enable/Disable	Р	1	0	1	0	1	1	Х				(No	te 4)			

Note 1: Bit 7 of bytes 1 and 2 is always the first bit clocked into or out from the CI or CO pin. X = don't care.

Note 2: "P" is the power-up/down control bit, see "Power-Up/Down Control" section. ("0" = Power Up, "1" = Power Down)

Note 3: Three additional registers are provided for the Hybrid Balance Fitler, see Section 8.0. Other register address codes are invalid and should not be used.

Note 4: Enable code = 1000 0000, Disable Code = 0000 0000

Programmable Functions (Continued)

TABLE II. Control Register Byte 2 Functions

		E	Bit No	ımbe	er:			F
7	6	5	4	3	2	1	0	Function
0	_1	0	0					(Note 1)
				0				Delayed Data Timing Non-Delayed Data Timing*
					0 1 0	0 X 1		Normal Operation* Digital Loopback Analog Loopback
							0	Power Amp Enabled in PDN Power Amp Disabled in PDN*

^{* =} State at power-on initialization (Bits 7, 6, 5, 4 = 1, 0, 0, 0).

Note 1: Bits 7, 6, 5, 4 must always be programmed to 0, 1, 0, 0.

2.1 Analog Loopback

Analog Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in Table II. In the analog loopback mode, the Receive input VFRI is isolated from the input pin and internally connected to the VFxO output, forming a loop from the Transmit PCM Register back to the Receive PCM Register. The VFxO pin remains active, and the programmed settings of the Receive and Transmit gains remain unchanged, thus care must be taken to ensure that overload levels are not exceeded anywhere in the loop. Hybrid balance must be disabled for meaningful analog loopback function.

2.2 Digital Loopback

Digital Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in Table II. This mode provides another stage of path verification by enabling data written into the Transmit PCM Register to be read back from that register in the Receive time-slot at D_R. In digital loopback, the decoder will remain functional and output a signal at VF_XO. If this is undesirable, the transmit output can be turned off by programming the transmit gain register to all zeros.

TABLE III. Coding Law Convention

			ŀ	.25 5	Lav	N		
	MS	MSB						
V _{IN} = +Full Scale	1	0	0	0	0	0	0	0
$V_{IN} = 0V$	1	1	1	1	1	1	1	1
AIN - OA	0	1	1	1	1	1	1	1
$V_{IN} = -Full Scale$	0	0	0	0	0	0	0	0

Note 1: The MSB is always the first PCM bit shifted in or out of the AFE.

3.0 INTERFACE LATCH DIRECTIONS

Immediately following power-on, all Interface Latches assume they are inputs, and therefore all IL pins are in a high impedance state. Each IL pin may be individually programmed as a logic input or output by writing the appropriate instruction to the LDR, see Tables I and IV. For minimum power dissipation, unconnected latch pins should be programmed as outputs.

Bits L_5-L_0 must be set by writing the specified instruction to the LDR with the L bits in the second byte set as follows:

TABLE IV. Byte 2 Functions of Latch Direction Register

	Byte 2 Bit Number											
7	6	5	4	3	2	1	0					
Lo	L ₁	L ₂	L ₃	L ₄	L ₅	Х	X					

L _n Bit	IL Direction
0	Input
1 1	Output

X = Don't Care

4.0 INTERFACE LATCH STATES

Interface Latches configured as outputs assume the state determined by the appropriate data bit in the 2-byte instruction written to the Interface Latch Register (ILR) as shown in Tables I and V. Latches configured as inputs will sense the state applied by an external source, such as the ring detect output of a DAA. All bits of the ILR, i.e., sensed inputs and the programmed state of outputs, can be read back in the 2nd byte of a READ from the ILR.

It is recommended that during initialization, the state of IL pins to be configured as outputs should be programmed first, followed immediately by the Latch Direction Register.

TABLE V. Interface Latch Data Bit Order

	Bit Number										
7	6	5	4	3	2	1	0				
D ₀	D_1	D_2	D ₃	D ₄	D ₅	Х	Х				

Programmable Functions (Continued)

5.0 RECEIVE GAIN INSTRUCTION BYTE 2

The receive gain can be programmed in 0.1 dB steps by writing to the Receive Gain Register as defined in Tables I and VI. This corresponds to a range of 0 dBm0 levels at VF_RI between 1.619 V_{rms} and 0.087 V_{rms} (equivalent to +6.4 dBm to -19.0 dBm in 600Ω).

To calculate the binary code for byte 2 of this instruction for any desired input 0 dBm0 level in V_{rms}, take the nearest integer to the decimal number given by:

$$200 \times \log_{10} (V/0.08595)$$

and convert to the binary equivalent. Some examples are given in Table VI.

TABLE VI. Byte 2 of Receive Gain Instruction

		Bi	t Nu	ımb	ег			0 dBm0 Test Level (V _{rms})
7	6	5	4	3	2	1	0	at VF _R I
0	0	0	0	0	0	0	0	No Output
0	0	0	0	0	0	0	1	0.087
0	0	0	0	0	0	1	0	0.088
			-	_				
1	1	1	1	1	1	1	0	1.600
1	1	1	1	1	1	1	1	1.619

6.0 TRANSMIT GAIN INSTRUCTION BYTE 2

The transmit gain can be programmed in 0.1 dB steps by writing to the Transmit Gain Register as defined in Tables I and VII. Note the following restrictions on output drive capability:

- a. 0 dBm0 levels \leq 1.96 V_{rms} at VF_XO may be driven into a load of \geq 15 k Ω to GND; transmit gain set to 0 dB
- b. 0 dBm0 levels \leq 1.85 V_{rms} at VF_XO may be driven into a load of \geq 600 Ω to GND; transmit gain set to -0.5 dB
- c. 0 dBm0 levels \leq 1.71 V_{rms} at VF_XO may be driven into a load of \geq 300 Ω to GND; transmit gain set to -1.2 dB

To calculate the binary code for byte 2 of this instruction for any desired output 0 dBm0 level in V_{rms} , take the nearest integer to the decimal number given by:

$$200 \times \log_{10} (V/0.1043)$$

and convert to the binary equivalent. Some examples are given in Table VII.

TABLE VII. Byte 2 of Transmit Instruction

					,			
		Bi	t Nı	amb	er		0 dBm0 Test Level (V _{rms})	
7	6	5	4	3	2	1	0	at VF _X O
0	0	0	0	0	0	0	0	No Output (Low Z to GND)
0	0	0	0	0	0	0	1	0.105
0	0	0	0	0	0	1	0	0.107
			_	_				
1	1	1	1	1	1	1	0	1.941
1	1	1	1	1	1	1	1	1.964

7.0 PCM INTERFACE ENABLE/DISABLE

When power is first applied to the device pins, the PCM interface is disabled. To enable the PCM interface, both transmit and receive PCM Enable/Disable registers must be written with the enable code (1000 0000). See Table I.

8.0 HYBRID BALANCE FILTER

The Hybrid Balance Filter on the AFE is a programmable filter consisting of a second-order section, Hybal1, followed by a first-order section, Hybal2, and a programmable attenuator. Either of the filter sections can be bypassed if only one is required to achieve good cancellation. A selectable 180 degree inverting stage is included to compensate for interface circuits which also invert the receive input relative to the transmit output signal. The 2nd order section is intended mainly to balance low frequency signals across a transformer DAA, and the first order section to balance midrange to higher audio frequency signals.

As a 2nd order section, Hybal1 has a pair of low frequency zeroes and a pair of complex conjugate poles. When configuring Hybal1, matching the phase of the hybrid at low to mid-band frequencies is most critical. Once the echo path is correctly balanced in phase, the magnitude of the cancellation signal can be corrected by the programmable attenuator.

The 2nd order mode of Hybal1 is most suitable for balancing interfaces with transformers having high inductance of 1.5 Henries or more. An alternative configuration for smaller transformers is available by converting Hybal1 to a simple first-order section with a single real low-frequency pole and zero. In this mode, the pole/zero frequency may be programmed.

Many line interfaces can be adequately balanced by use of the Hybal1 section only, in which case the Hybal2 filter should be de-selected to bypass it.

Hybal2, the higher frequency first-order section, is provided for balancing an electronic DAA and is also helpful with a transformer DAA in providing additional phase correction for mid and high-band frequencies, typically 1 kHz to 3.4 kHz. Such a correction is particularly useful if the test balance impedance includes a capacitor of 100 nF or less. Independent placement of the pole and zero location is provided.

Figure 2 shows a simplified diagram of the local echo path for a typical application with a transformer interface. The magnitude and phase of the local echo signal, measured at VFRI are a function of the termination impedance Z_T , the line transformer and the impedance of the 2W loop, Z_L . If the impedance reflected back into the transformer primary is expressed as $Z_L{}'$ then the echo path transfer function from VF $_XO$ to VF $_RI$ is:

$$H(w) = Z_{L'}/(Z_{T} + Z_{L'})$$
 (1)

8.1 Programming the Filter

When power is first applied, the Hybrid Balance filter is disabled. Before the hybrid balance filter can be programmed it is necessary to design the transformer and termination impedance in order to meet system 2W input return loss specifications, which are normally measured against a fixed test impedance (600Ω or 900Ω in most countries). Only then can the echo path be modeled and the hybrid balance filter programmed. Hybrid balancing is also measured against a fixed test impedance. This test impedance is Z_L in Figure 2. The echo signal and the degree of transhybrid loss obtained by the programmable filter must be measured from the PCM digital input, D_X , to the PCM digital output, D_R , either by digital test signal analysis or by conversion back to analog by another AFE device.

Programmable Functions (Continued)

Three registers must be programmed in the AFE to fully configure the Hybrid Balance Filter as follows:

Register 1: select/de-select Hybrid Balance Filter; invert/non-invert cancellation signal; select/de-select Hybal2 filter section; attenuator setting.

Register 2: select/de-select Hybal1 filter; set Hybal1 to 2nd order or 1st order; pole and zero frequency selection. Register 3: program pole frequency in Hybal2 filter; program zero frequency in Hybal2 filter.

Standard filter design techniques may be used to model the echo path (see Equation 1) and design a matching hybrid balance filter configuration. Alternatively, the frequency response of the echo path can be measured and the hybrid balance filter designed to replicate it.




FIGURE 2. Simplified Diagram of Hybrid Balance Circuit

TL/H/10781-3

Applications Information

Figure 3 shows a typical application of the AFE together with a transformer-based DAA. One of the IL latches is configured as an output to control the relay driver on the DAA while another is an input for the ring detect signal.

POWER SUPPLIES

While the pins of the AFE device are well protected against electrical misuse, it is recommended that the standard CMOS practice of applying GND to the device before any other connections are made should always be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, extra long pins on the connector should be used for ground

and $V_{BB}.$ In addition, a Schottky diode should be connected between V_{BB} and ground.

To minimize noise sources, all ground connections to each device should meet at a common point as close as possible to the device GND pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. Power supply decoupling capacitors of 0.1 μF should be connected from this common device ground point to V_{CC} and V_{BB} as close to the device pins as possible. V_{CC} and V_{BB} should also be decoupled with Low Effective Series Resistance Capacitors of at least 10 μF located near the card edge connector.




FIGURE 3. Stand-Alone FAX Application

TL/H/10781-4

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} to GND

Voltage at VFRI

 $V_{CC}\,+\,0.5V$ to $V_{BB}\,-\,0.5V$

Voltage at any Digital Input

 V_{CC} + 0.5V to GND - 0.5V

Storage Temperature Range

-65°C to +150°C

V_{BB} to GND

-7V

Current at VF_XO

 \pm 100 mA

Current at any Digital Output

Lead Temperature (Soldering, 10 sec.)

 $\pm\,50~\text{mA}$ 300°C

Electrical Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5V\pm5\%$, $V_{BB}=-5V\pm5\%$; $T_A=0^{\circ}C$ to $+70^{\circ}C$ by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V, T_A = 25^{\circ}C.$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIGITAL IN	TERFACES					
V _{IL}	Input Low Voltage	All Digital Inputs (DC Meas.)*			0.7	٧
V _{IH}	Input High Voltage	All Digital Inputs (DC Meas.)*	2.0			٧
V _{OL}	Output Low Voltage	D_R , \overline{TS}_R and CO, $I_L=3.2$ mA, All Other Digital Outputs, $I_L=1$ mA			0.4	٧
V _{OH}	Output High Voltage	D _R and CO, $I_L = -3.2$ mA, All Other Digital Outputs (except \overline{TS}_R), $I_L = -1$ mA All Digital Outputs, $I_L = -100$ μ A	2.4 V _{CC} -0.5			V V
I _{IL}	Input Low Current	Any Digital Input, GND < V _{IN} < V _{IL}	-10		10	μА
I _{IH}	Input High Current	Any Digital Input Except MR, V _{IH} < V _{IN} < V _{CC}	-10		10	μΑ
		MR Only	10		100	μА
loz	Output Current in High Impedance State (TRI-STATE)	D _R and CO IL5-IL0 When Selected as Inputs GND < V _{OUT} < V _{CC}	- 10		10	μΑ
ANALOG IN	ITERFACES		-			
I _{VFRi}	Input Current, VF _R I	-3.3V < VF _R I < 3.3V	- 10.0		10.0	μА
R _{VFRI}	Input Resistance	-3.3V < VF _R I < 3.3V	390	620		kΩ
VOSR	Input Offset Voltage Applied at VF _R I	Receive Gain = 0 dB Receive Gain = 25.4 dB			200 10	mV mV
RL _{VFXO}	Load Resistance	Transmit Gain = 0 dB Transmit Gain = -0.5 dB Transmit Gain = -1.2 dB	15k 500 300			Ω
CL _{VFXO}	Load Capacitance	$RL_{VFXO} \ge 300\Omega$ CL_{VFXO} from VF_XO to GND			200	pF
RO _{VFXO}	Output Resistance	Steady Zero PCM Code Applied to D _X		1.0	3.0	Ω
vos _x	Output Offset Voltage at V _{FXO}	Alternating ± Zero PCM Code Applied to D _X , 0 dB Transmit Gain	-200		200	m∨

^{*}Note: See definitions and timing conventions section.

Electrical Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5V\pm5\%$, $V_{BB}=-5V\pm5\%$; $T_A=0^{\circ}C$ to $\pm70^{\circ}C$ by correlation with 100% electrical testing at $T_A=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC}=\pm5V$, $V_{BB}=-5V$, $T_A=25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OWER DISS	IPATION		•	· · · · · · · · · · · · · · · · · · ·		l
I _{CC} 0	Power Down Current	CCLK, CI, CO, = 0.4V, $\overline{\text{CS}}$ = 2.4V Interface Latches Set as Outputs with No Load, All Other Inputs Active, Power Amp Disabled		0.1	0.6	mA
1 _{BB} 0	Power Down Current	As Above		-0.1	-0.3	mA
I _{CC} 1	Power Up Current	CCLK, CI, CO = 0.4V, $\overline{\text{CS}}$ = 2.4V No Load on Power Amp Interface Latches Set as Outputs with No Load		8.0	11.0	mA
1 _{BB} 1	Power Up Current	As Above		-8.0	- 11.0	mA
1 _{CC} 2	Power Down Current	Power Amp Enabled		2.0	3.0	mA
I _{BB} 2	Power Down Current	Power Amp Enabled		-2.0	-3.0	mA

Timing Specifications

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=\pm5V\pm5\%$; $V_{BB}=-5V\pm5\%$; $T_{A}=0^{\circ}C$ to $\pm70^{\circ}C$ by correlation with 100% electrical testing at $T_{A}=25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC}=\pm5V$, $V_{BB}=-5V$, $T_{A}=25^{\circ}C$.

All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$.

See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MASTER CL	OCK TIMING					
fMCLK	Frequency of MCLK			1536		kHz
t _{WMH}	Period of MCLK High	Measured from V _{IH} to V _{IH}	80			ns
twmL	Period of MCLK Low	Measured from V _{IL} to V _{IL}	80			ns
t _{RM}	Rise Time of MCLK	Measured from V _{IL} to V _{IH}			30	ns
t _{FM}	Fall Time of MCLK	Measured from VIH to VIL			30	ns
t _{HBM}	HOLD Time, BCLK LOW to MCLK HIGH		50			ns
twFL	Period of F _{SR} or F _{SX} Low	Measured from V _{IL} to V _{IL}	1			MCLK Period
CM INTERF	ACE TIMING					
^f BCLK	Frequency of BCLK	May Vary from 64 kHz to 4096 kHz in 8 kHz Increments	64		4096	kHz
tweH	Period of BCLK High	Measured from V _{IH} to V _{IH}	80			ns
twBL	Period of BCLK Low	Measured from V _{IL} to V _{IL}	80			ns
t _{RB}	Rise Time of BCLK	Measured from V _{IL} to V _{IH}			30	ns
t _{FB}	Fall Time of BCLK	Measured from VIH to VL			30	ns

Timing Specifications (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$ by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}C$.

All timing parameters are measured at $V_{OH}\,=\,2.0V$ and $V_{OL}\,=\,0.7V$.

See Definitions and Timing Conventions section for test methods information.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CM INTERI	FACE TIMING (Continued)		_			
t _{HBF}	Hold Time, BCLK Low to $FS_{X/R}$ High or Low		30			ns
tSFB	Setup Time, FS _{R/X} High to BCLK Low		30			ns
t _{OBD}	Delay Time, BCLK High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads			80	ns
t _{DBZ}	Delay Time, BCLK Low to D_R Disabled if FS_R Low, FS_R Low to D_R Disabled if 8th BCLK Low, or BCLK High to D_R Disabled if FS_R High		15		80	ns
t _{DBT}	Delay Time, BCLK High to $\overline{\text{TS}}_{R}$ Low if FS_{R} High, or FS_{R} High to $\overline{\text{TS}}_{R}$ Low if BCLK High	Load = 100 pF Plus 2 LSTTL Loads			60	ns
^t zвт	TRI-STATE Time, BCLK Low to TS _R High if FS _R Low, FS _R Low to TS _R High if 8th BCLK Low, or BCLK High to TS _R High if FS _R High		15		60	ns
t _{DFD}	Delay Time, FS _{X/R} High to Data Valid	Load = 100 pF Plus 2 LSTTL Loads, Applies if FS _{X/R} Rises Later than BCLK Rising Edge in Non-Delayed Data Mode Only			80	ns
tSDB	Setup Time, D _X Valid to BCLK Low		30			ns
t _{HBD}	Hold Time, BCLK Low to D _X Invalid		20			ns
ERIAL COI	NTROL PORT TIMING					
fcclk	Frequency of CCLK				2048	kHz
twch	Period of CCLK High	Measured from V _{IH} to V _{IH}	160			ns
twcL	Period of CCLK Low	Measured from V _{IL} to V _{IL}	160			ns
t _{RC}	Rise Time of CCLK	Measured from V _{IL} to V _{IH}			50	ns
t _{FC}	Fall Time of CCLK	Measured from V _{IH} to V _{IL}			50	ns
tHCS	Hold Time, CCLK Low to CS Low	CCLK1	10			ns
^t HSC	Hold Time, CCLK Low to CS High	CCLK8	100			ns
tssc	Setup Time, CS Transition to CCLK Low		60			ns


Timing Specifications (Continued) Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$; $V_{BB} = -5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$ by correlation with 100% electrical testing at $T_A = 25^{\circ}C$. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}C$.

All timing parameters are measured at $V_{OH} = 2.0V$ and $V_{OL} = 0.7V$.


See Definitions and Timing Conventions section for test methods information.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
RIAL CONT	ROL PORT TIMING (Continued)			· · · · · ·		
tssco	Setup Time, CS Transition to CCLK High		80			ns
t _{SDC}	Setup Time, CI Data In to CCLK Low		80			ns
tHCD	Hold Time, CCLK Low to C! Invalid		50			ns
t _{DCD}	Delay Time, CCLK High to CO Data Out Valid	Load = 100 pF Plus 2 LSTTL Loads			80	ns
t _{DSD}	Delay Time, CS Low to CO Valid	Applies Only if Separate CS used for Byte 2			80	ns
t _{DDZ}	Delay Time, CS or 9th CCLK High to CO High Impedance	Applies to Earlier of CS High or 9th CCLK High	15		80	ns
TERFACE L	ATCH TIMING			•		
t _{SLC}	Setup Time, IL to CCLK 8 of Byte 1	Interface Latch Inputs Only	100			ns
^t HCL	Hold Time, IL Valid from 8th CCLK Low (Byte 1)		50			ns
^t DCL	Delay Time CCLK 8 of Byte 2 to IL	Interface Latch Outputs Only $C_L = 50 \text{ pF}$			200	ns
ASTER RESE	T PIN	,		•	•	
twmR	Duration of Master Reset High		1			μs

Timing Diagrams



13





Transmission Characteristics

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; FS_R and FS_X = 8 kHz or 9.6 kHz; $T_A = 0^{\circ}$ C to $+70^{\circ}$ C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. f = 1015.625 Hz, VF_RI = 0 dBm0, $D_X = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_{A} = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MPLITUDE	RESPONSE					
	Absolute Levels	The Maximum 0 dBm0 Levels are: VF _R I VF _X O (15 kΩ Load)		1.619 1.964		Vrms Vrms
		The Minimum 0 dBm0 Levels are: VF_RI VF_XO (Any Load $\geq 300\Omega$) Overload Level is 3.17 dBm0		87.0 105.0		mVrms mVrms
G _{RA}	Receive Gain Absolute Accuracy	Receive Gain Programmed for Maximum 0 dBm0 Test Level. (All 1's in gain register) Measure Deviation of Digital Code from Ideal 0 dBm0 PCM Code at D_R $T_A=25^{\circ}C$	-0.15		0.15	dB
G _{RAG}	Receive Gain Variation with Programmed Gain	Measure Receive Gain Over the Range from Maximum to Minimum Calculate the Deviation from the Programmed Gain Relative to G_{RA} , i.e., $G_{RAG} = G_{actual} - G_{prog} - G_{RA}$ $T_A = 25^{\circ}\text{C}$, $V_{CC} = -5\text{V}$, $V_{BB} = -5\text{V}$	-0.1		0.1	dB
G _{RAF}	Receive Gain Variation with Frequency	Relative to 1015.625 Hz, (Note 4) Minimum Gain $< G_R <$ Maximum Gain $f = 60 \text{ Hz}$ $f = 200 \text{ Hz}$ $f = 300 \text{ Hz}$ to 3000 Hz $f = 3400 \text{ Hz}$ $f = 4000 \text{ Hz}$ $f \ge 4600 \text{ Hz}$. Measure Response at Alias Frequency from 0 kHz to 4 kHz $G_R = 0 \text{ dB}$, VF $_R = 1.619 \text{ Vrms}$ Relative to 1015.625 Hz $f = 62.5 \text{ Hz}$ $f = 203.125 \text{ Hz}$ $f = 343.75 \text{ Hz}$ $f = 515.625 \text{ Hz}$ $f = 3156.25 \text{ Hz}$ $f = 3406.250 \text{ Hz}$ $f = 3984.375 \text{ Hz}$ Relative to 1062.5 Hz (Note 4)	-1.8 -0.15 -0.7 -1.7 -0.15 -0.15 -0.15 -0.74		-26 -0.1 0.15 0.0 -14 -32 -24.9 -0.1 0.15 0.15 0.15 0.15 0.15	dB dB dB dB dB dB dB dB dB dB
G _{RAT}	Receive Gain Variation with Temperature	$\begin{array}{l} f=5250~\text{Hz, Measure 2750 Hz} \\ f=11750~\text{Hz, Measure 3750 Hz} \\ f=49750~\text{Hz, Measure 1750 Hz} \\ \\ \text{Measured Relative to G_{RA}, $V_{CC}=5V$,} \\ V_{BB}=-5V$, \\ \\ \text{Minimum Gain} < G_{R} < \text{Maximum Gain} \\ \end{array}$	-0.1		-32 -32 -32	dB dB dB

Transmission Characteristics (Continued)
Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; FS_R and $FS_X = 8$ kHz or 9.6 kHz; $T_A = 0^{\circ}$ C to $+70^{\circ}$ C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. f = 1015.625 Hz, $VF_RI = 0$ dBm0, $D_X = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
MPLITUDE	E RESPONSE (Continued)			•		
G _{RAL}	Receive Gain Variation with Signal Level	Sinusoidal Test Method Reference Level = 0 dBm0 VF _R I = -40 dBm0 to +3 dBm0 VF _R I = -50 dBm0 to -40 dBm0 VF _R I = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{XA}	Transmit Gain Absolute Accuracy	Transmit Gain Programmed for Maximum 0 dBm0 Test Level (All 1's in Gain Register). Apply 0 dBm0 PCM Code to D_X . Measure VF_XO . $T_A = 25^{\circ}C$	-0.3		0.3	dB
G _{XAG}	Transmit Gain Variation with Programmed Gain	Measure Transmit Gain Over the Range from Maximum to Minimum Setting. Calculate the Deviation from the Programmed Gain Relative to G_{XA} , i.e., $G_{XAG} = G_{actual} - G_{prog} - G_{XA}$. $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5\text{V}$, $V_{BB} = -5\text{V}$	-0.2		0.2	dB
G _{XAT}	Transmit Gain Variation with Temperature	Measured Relative to G_{XA} $V_{CC}=5V$, $V_{BB}=-5V$ Minimum Gain $< G_X < Maximum Gain$	-0.1		0.1	dB
G _{XAF}	Transmit Gain Variation with Frequency	Relative to 1015.625 Hz, (Note 4) $G_X = 0$ dB, $D_X = 0$ dBm0 Code, $G_R = 0$ dB (Note 4) $f = 296.875$ Hz $f = 1875.00$ Hz $f = 2906.25$ Hz $f = 2984.375$ Hz $f = 3406.250$ Hz $f = 3984.375$ Hz	-0.15 -0.15 -0.15 -0.15 -0.74		0.16 0.41 0.78 0.82 0.89 -12.2	dB dB dB dB dB
G _{XAL}	Transmit Gain Variation with Signal Level	Sinusoidal Test Method. Reference Level = 0 dBm0 $D_X = -40 dBm0 to +3 dBm0$ $D_X = -50 dBm0 to -40 dBm0$ $D_X = -55 dBm0 to -50 dBm0$ $D_X = 3.1 dBm0$ $R_L = 600\Omega, G_X = -0.5 dB$ $R_L = 300\Omega, G_X = -1.2 dB$	-0.2 -0.4 -1.2 -0.2 -0.2		0.2 0.4 1.2 0.2 0.2	dB dB dB dB

Transmission Characteristics (Continued)
Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC} = +5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$; FS_R and $FS_X = 8$ kHz or 9.6 kHz; $T_A = 0^{\circ}$ C to $+70^{\circ}$ C by correlation with 100% electrical testing at $T_A = 25^{\circ}$ C. f = 1015.625 Hz, $VF_{RI} = 0$ dBm0, $D_X = 0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and other statements. characterization. All signals referenced to GND. Typicals specified at $V_{CC} = +5V$, $V_{BB} = -5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
IOISE						·
N _{RC}	Receive Noise, C Message Weighted	(Note 1) All '1's in Gain Register		12	15	dBrnC0
N _{XC}	Transmit Noise, C Message Weighted	PCM Code is Alternating Positive and Negative Zero		8	11	dBrnC0
N _{XS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _R I = 0 Vrms			-53	dBm0
PPSR _R	Positive Power Supply Rejection, Receive	$V_{CC} = 5.0 V_{DC} + 100 \text{ mVrms}$ f = 0 kHz - 4 kHz (Note 2) f = 4 kHz - 50 kHz	36 30			dBC dBC
NPSR _R	Negative Power Supply Rejection, Receive	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$ f = 0 kHz - 4 kHz (Note 2) f = 4 kHz - 50 kHz	36 30			dBC dBC
PPSR _X	Positive Power Supply Rejection, Transmit	PCM Code Equals Positive Zero $V_{CC}=5.0~V_{DC}+100~mVrms$ Measure VF_{XO} $f=0~Hz-4000~Hz$ $f=4~kHz-25~kHz$ $f=25~kHz-50~kHz$	36 40 36			dBC dB dB
NPSR _X	Negative Power Supply Rejection, Transmit	PCM Code Equals Positive Zero $V_{BB} = -5.0 V_{DC} + 100 \text{mVrms}$ Measure V_{FXO} $f = 0 \text{Hz} - 4000 \text{Hz}$ $f = 4 \text{kHz} - 25 \text{kHz}$ $f = 25 \text{kHz} - 50 \text{kHz}$	36 40 36			dBC dB dB
SOS	Spurious Out-of-Band Signals at the Channel Output	0 dBm0, 300 Hz to 3400 Hz Input PCM Code Applied at D _X 4600 Hz-7600 Hz 7600 Hz-8400 Hz 8400 Hz-50,000 Hz			-30 -40 -30	dB dB dB
ISTORTION	N .					
STD _R STD _X	Signal to Total Distortion Receive or Transmit Half-Channel	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 = -45 dBm0	33 36 30 25			dBC dBC dBC dBC
STD _{XL}	Signal to Total Distortion Transmit with Resistive Load	Sinusoidal Test Method Level = $+3.1$ dBm0 R _L = 600Ω , G _X = -0.5 dB R _L = 300Ω , G _X = -1.2 dB	33 33			dBC dBC

Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for $V_{CC}=+5V\pm5\%$, $V_{BB}=-5V\pm5\%$; FS_{R} and $FS_{X}=8$ kHz or 9.6 kHz; $T_{A}=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ by correlation with 100% electrical testing at $T_{A}=25^{\circ}\text{C}$. f=1015.625 Hz, $VF_{R}I=0$ dBm0, $D_{X}=0$ dBm0 PCM code. Transmit and receive gains programmed for maximum 0 dBm0 test levels (0 dB gain), hybrid balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at $V_{CC}=+5V$, $V_{BB}=-5V$, $T_{A}=25^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DISTORTION						
SFD _R	Signal Frequency Distortion, Receive				-46	dB
SFD _X	Single Frequency Distortion, Transmit				-46	dB
IMD	Intermodulation Distortion	Receive or Transmit Two Frequencies in the Range 300 Hz-3400 Hz			-41	dB

Note 1: Measured by grounded input at VFRI.

Note 2: PPSR $_{\mbox{\scriptsize R}}$, NPSR $_{\mbox{\scriptsize R}}$, are measured with a -50 dBm0 activation signal applied to VF $_{\mbox{\scriptsize R}}$ I.

Note 3: A signal is Valid if it is above VIH or below VIL and Invalid if it is between VIL and VIH. For the purposes of this specification the following conditions apply:

- a) All input signals are defined as: V_{IL} = 0.4V, V_{IH} = 2.7V, t_{χ} < 10 ns, t_{F} < 10 ns.
- b) t_{IR} is measured from V_{IL} to $V_{IH},\,t_{F}$ is measured from V_{IH} to $V_{IL},\,$
- c) Delay Times are measured from the input signal Valid to the output signal Valid.
- d) Setup Times are measured from the data input Valid to the clock input Invalid.
- e) Hold Times are measured from the clock signal Valid to the data input Invalid.
- f) Pulse widths are measured from V_{IL} to V_{IL} or from V_{IH} to $V_{IH}.$

Note 4: A multi-tone test technique is used.

Definitions and Timing Conventions

DEFINITIONS

V_{IH} is the D.C. input level above which an input level is guaranteed to appear as a logical one. This parameter is to be measured by performing a functional test at reduced clock speeds and nominal timing, (i.e., not minimum setup and hold times or output strobes), with the high level of all driving signals set to V_{IH} and maximum supply voltages applied to the device.

V_{IL} is the D.C. input level below which an input level is guaranteed to appear as a logical zero to the device. This parameter is measured in the same manner as V_{IH} but with all driving signal low levels set to V_{IL} and minimum supply voltages applied to the device.

V_{OH} is the minimum D.C. output level to which an output placed in a logical one state will converge when loaded at the maximum specified load current.

V_{OL} is the maximum D.C. output level to which an output placed in a logical zero state will converge when loaded at the maximum specified load current.

Threshold The threshold region is the range of input volt-Region $% \left(V_{L}\right) =V_{L}$ and V_{L}

Valid A signal is Valid if it is in one of the valid logic Signal states. (i.e., above V_{IH} or below V_{IL}). In timing specifications, a signal is deemed valid at the instant it enters a valid state.

Invalid A signal is invalid if it is not in a valid logic state, Signal i.e., when it is in the threshold region between $V_{\rm IL}$ and $V_{\rm IH}$. In timing specifications, a signal is deemed Invalid at the instant it enters the threshold region.

TIMING CONVENTIONS

For the purposes of this timing specification the following conventions apply.

 $\begin{array}{ll} \text{Input} & \text{All input signals may be characterized as: V}_L = \\ \text{Signals} & 0.4\text{V}, \, \text{V}_H = 2.4\text{V}, \, \text{t}_R < 10 \, \text{ns}, \, \text{t}_F < 10 \, \text{ns}. \\ \text{Period} & \text{The period of the clock signal is designated as} \end{array}$

tp_{xx} where xx represents the mnemonic of the clock signal being specified.

Rise Time

Rise times are designated as t_{Ryy} , where yy represents a mnemonic of the signal whose rise time is being specified. t_{Ryy} is measured from V_{IL} to V_{IH} .

Fall Time Fall times are designated as t_{Fyy}, where yy represents a mnemonic of the signal whose fall time is being specified. t_{Fyy} is measured from V_{IH} to V_{IL}.


Pulse Width High The high pulse width is designated as t_{WzzH} , where zz represents the mnemonic of the input or output signal whose pulse width is being specified. High pulse widths are measured from V_{IH} to V_{IH} .

Pulse Width Low The low pulse width is designated as t_{WzzL} , where zz represents the mnemonic of the input or output signal whose pulse width is being specified. Low pulse widths are measured from V_{IL} to V_{IL} .

Setup Time Setup times are designated as t_{Swwxx}, where ww represents the mnemonic of the input signal whose setup time is being specified relative to a clock or strobe input represented by mnemonic xx. Setup times are measured from the ww Valid to xx Invalid.


Hold Time Hold times are designated as T_{Hwwxx}, where ww represents the mnemonic of the input signal whose hold time is being specified relative to a clock or strobe input represented by the mnemonic xx. Hold times are measured from xx Valid to ww Invalid.

Delay Time Delay times are designated as T_{Dxxyy}[IHIL], where xx represents the mnemonic of the input reference signal and yy represents the mnemonic of the output signal whose timing is being specified relative to xx. The mnemonic may optionally be terminated by an H or L to specify the high going or low going transition of the output signal. Maximum delay times are measured from xx Valid to yy Valid. Minimum delay times are measured from xx Valid to yy Invalid. This parameter is tested under the load conditions specified in the Conditions column of the Timing Specifications section of this datasheet.



Physical Dimensions inches (millimeters) (Continued)

Lit. # 114302



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

NS Package Number V28A

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.





National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tet: (408) 721-5000 TWX: (910) 339-9240 National Semiconductor GmbH Industriestrasse 10 D-8090 Furstenfeldbruck West Germany Tel: (0-81-41) 103-0 Telex: 527-849

Fax: (08141) 103554

National Semiconduc Japan Ltd. Sanseido Bidg. 5F 4-15 Nishi Shinjuku Shinjuku-Ku, Tokyo 160, Japan Tel: 3-298-7001 FAX: 3-298-7000 National Semiconductor Hong Kong Ltd. Suite 513, 5th Floor Chinechem Golden Plaza, 77 Mody Road, Tsimshatsui East, Kowloon, Hong Kong Telt. 3-7231290 Telex: 52996 NSSEA HX Fax: 3-3112536 National Semicondutores Do Braell Ltda. Av. Brig. Faria Lima, 1383 6.0 Andor-Conj. 62 01451 Sao Paulo, SP, Brasil Tel: (55/11) 212-5066 Fax: (55/11) 211-1181 NSBR BR

National Semiconductor (Australia) PTV, Ltd. 1st Floor, 441 St. Kilda Rd. Melbourne, 3004 Victory, Australia Tel: (03) 267-5000 Fax: 61-3-2677458