

June 1999 Revised June 1999

74VCXH245

Low Voltage Bidirectional Transceiver with Bushold

General Description

The VCXH245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The T/\overline{R} input determines the direction of data flow. The \overline{OE} input disables both the A and B Ports by placing them in a high impedance state. The VCXH245 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH245 is designed for low voltage (1.65V to 3.6V) $\rm V_{CC}$ applications.

The 74VCXH245 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V-3.6V V_{CC} supply operation
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- t_{PD}

3.5 ns max for 3.0V to 3.6V V $_{\rm CC}$ 4.2 ns max for 2.3V to 2.7V V $_{\rm CC}$ 8.4 ns max for 1.65V to 1.95V V $_{\rm CC}$

- \blacksquare Static Drive (I_OH/I_OL)
 - \pm 24 mA @ 3.0V V_{CC} \pm 18 mA @ 2.3V V_{CC} \pm 6 mA @ 1.65V V_{CC}
- Uses patented Quiet Series noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:


Human body model > 2000V Machine model > 200V

Ordering Code:

	Order Number	Package Number	Package Description
	74VCXH245WM M20B		20-Lead Small Outline Integrated Circuit, JEDEC MS-013, 0.300" Wide Body
74VCXH245MTC MTC20 20-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm		20-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol




Pin Descriptions

Pin Names	Description		
Output Enable Input (Active LOW)			
T/R	Transmit/Receive Input		
A ₀ -A ₇	Side A Bushold Inputs or 3-STATE Outputs		
B ₀ -B ₇	Side B Bushold Inputs or 3-STATE Outputs		

Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram




Truth Table

Inputs		Outputs
OE T/R		
L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇
L	Н	Bus A ₀ –A ₇ Data to Bus B ₀ –B ₇
н х		HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Logic Diagram



Absolute Maximum Ratings(Note 1)

-0.5V to +4.6V Supply Voltage (V_{CC})

DC Input Voltage (V_I)

T/R, \overline{OE} -0.5V to +4.6VI/O Ports -0.5V to V_{CC} + 0.5VDC Output Voltage (V_O)(Note 2) -0.5V to $V_{\mbox{\footnotesize CC}}$ + 0.5VDC Input Diode Current (I_{IK}) V_I < 0V -50 mA DC Output Diode Current (IOK)

 $V_{O} < 0V$ -50 mA $V_{O} > V_{CC}$ +50 mA

DC Output Source/Sink Current

±50 mA (I_{OH}/I_{OL}) DC V_{CC} or Ground Current ±100 mA

Storage Temperature (T_{STG}) -65°C to +150°C

Recommended Operating Conditions (Note 3)

Power Supply

1.65V to 3.6V Operating 1.2V to 3.6V Data Retention Only Input Voltage –0.3V to $V_{\mbox{\footnotesize CC}}$ Output Voltage (V_O) 0V to $V_{\mbox{\footnotesize CC}}$

Output Current in I_{OH}/I_{OL}

 $V_{CC} = 3.0V$ to 3.6V±24 mA $V_{CC} = 2.3V \text{ to } 2.7V$ ±18 mA $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA

Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < V_{CC} \le 3.6V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7-3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		v
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7-3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	V
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$V_{IN} = V_{CC}$ or GND	2.7-3.6		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Minimum	V _{IN} = 0.8V	3.0	75		
	Drive Hold Current	$V_{IN} = 2.0V$	3.0	-75		μΑ
I _{I(OD)}	Bushold Input Over-Drive	(Note 4)	3.6	450		
	Current to Change State	(Note 5)	3.6	-450		μΑ
l _{oz}	3-STATE Output Leakage	V _O = V _{CC} or GND	2.7-3.6		±10	
		$V_I = V_{IH}$ or V_{IL}				μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.7-3.6		20	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 4: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 5: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Electrical Characteristics (2.3V \leq V $_{CC} \leq$.2.7V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units	
V _{IH}	HIGH Level Input Voltage		2.3-2.7	1.6		V	
V _{IL}	LOW Level Input Voltage		2.3-2.7		0.7	V	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3-2.7	V _{CC} - 0.2			
		I _{OH} = -6 mA	2.3	2.0		\/	
		I _{OH} = -12 mA	2.3	1.8		V	
		$I_{OH} = -18 \text{ mA}$	2.3	1.7			
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3-2.7		0.2		
		I _{OL} = 12 mA	2.3		0.4	V	
		I _{OL} = 18 mA	2.3		0.6		
I	Input Leakage Current	V _{IN} = V _{CC} or GND	2.3-2.7		±5.0	μΑ	
I _{I(HOLD)}	Bushold Imput Minimum	V _{IN} = 0.7V	2.3	45			
	Drive Hold Current	V _{IN} = 1.6V	2.3	-45		μΑ	
I _{I(OD)}	Bushold Input Over-Drive	(Note 6)	2.7	300			
	Current to Change State	(Note 7)	2.7	-300		μΑ	
l _{OZ}	3-STATE Output Leakage	V _O = V _{CC} or GND	2.3-2.7		±10		
		$V_I = V_{IH}$ or V_{IL}				μΑ	
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	2.3-2.7		20	μΑ	

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65-2.3	0.65 x V _{CC}		V
V _{IL}	LOW Level Input Voltage		1.65-2.3		0.35 x V _{CC}	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65-2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		V
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65-2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	V
I _I	Input Leakage Current	$V_{IN} = V_{CC}$ or GND	1.65-2.3		±5.0	μΑ
I _{I(HOLD)}	Bushold Input Mimimum	V _{IN} = 0.57V	1.65	25		μА
	Drive Hold Current	V _{IN} = 1.07V	1.65	-25		μΛ
I _{I(OD)}	Bushold Input Over–Drive	(Note 8)	1.95	200		μА
	Current to Change State	(Note 9)	1.95	-200		μΛ
l _{OZ}	3-STATE Output Leakage	$V_O = V_{CC}$ or GND	1.65-2.3		±10	μΑ
I _{CC}	Quiescent Supply Current	V _I = V _{CC} or GND	1.65-2.3		20	μΑ

Note 8: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 9: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

AC Electrical Characteristics (Note 10)

			$T_A = -40$ °C to $+85$ °C, $C_L = 30$ pF, $R_L = 500\Omega$					
Symbol	Parameter	V _{CC} = 3.	$V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 1.8V \pm 0.15V$		Units		
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	0.6	3.5	0.8	4.2	1.5	8.4	
t _{PLH}	A_n to B_n or B_n to A_n							ns
t _{PZL}	Output Enable Time	0.6	4.5	0.8	5.6	1.5	9.8	ns
t_{PZH}								115
t _{PLZ}	Output Disable Time	0.6	3.6	0.8	4.0	1.5	7.2	ns
t_{PHZ}								115
toshl	Output to Output Skew		0.5		0.5		0.75	20
t _{OSLH}	(Note 11)							ns

Note 10: For $C_L = 50$ pF, add approximately 300 ps to the AC maximum specification.

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C	Units
Symbol	i didilietei	Conditions	(V)	Typical	Oille
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.3	
			2.5	0.7	V
			3.3	1.0	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.3	
			2.5	-0.7	V
			3.3	-1.0	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.3	
			2.5	1.7	V
			3.3	2.0	

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C Typical	Units
C _{IN}	Input Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	6	pF
C _{I/O}	Input/Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

AC Loading and Waveforms




FIGURE 1. AC Test Circuit

TEST	SWITCH	
t _{PLH} , t _{PHL}	Open	
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$;	
	V_{CC} x 2 at V_{CC} = 2.5V \pm 0.2V; 1.8V \pm 0.15V	
t _{PZH} , t _{PHZ}	GND	




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V _{cc}					
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V			
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2			
V _{mo}	1.5V	V _{CC} /2	V _{CC} /2			
V _x	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V			
V _y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V			



20-Lead Small Outline Integrated Circuit, JEDEC MS-013, 0.300" Wide Body Package Number M20B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 64 4.4±0.1 -B-3.2 0.2 C B A 0.65 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A -0.90^{+0.15} 1.2 -C-0.1±0.05 0.09-0.20 -12.00° R0.09mir GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MU-153, VARIATION AC, REF NOTE 6, DATE $7/93.\,$ R0.09mln B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com