

Wired Communications



Edition 2001-12-17
Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany
© Infineon Technologies AG 2001.
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

ABM Premium ATM Buffer Manager PXF 4336 Version 1.1

Wired Communications



ABM-P Dat	a Sheet		
Revision History:		2001-12-17	DS 2
Previous Ve	ersion:	DS 1.5, 2001-07-12	
Page	Subjects (m	ajor changes since last revision)	
	Reworked fr	rom preliminary to first finalized status	

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com

Disclaimer:

This data sheet describes a product under development by Infineon Technologies AG ('Infineon'). Infineon reserves the right to change features and characteristics of the product or to discontinue this product without notice. None of the information contained in this document constitutes an express or implied assurance of availability or functionality. Please contact Infineon for the latest information on the product.



Table of	f Contents	Page
1	Overview	21
1.1	Features	22
1.1.1	Queueing Functions	23
1.1.2	Scheduling Functions	23
1.1.3	Interfaces	23
1.1.4	Supervision Functions	24
1.1.5	Technology	24
1.2	Logic Symbol	
1.3	Typical Applications	26
2	Pin Descriptions	27
2.1	Pin Diagram	
2.2	Pin Diagram with Functional Groupings	28
2.3	Pin Definitions and Functions	
2.3.1	Common System Clock Supply (6 pins)	
2.3.2	UTOPIA Receive Interface Upstream (Master/Slave) (32 pins)	
2.3.3	UTOPIA Transmit Interface Downstream (Master/Slave) (32 pins)	
2.3.4	UTOPIA Receive Interface Downstream (Master/Slave) (32 pins)	
2.3.5	UTOPIA Transmit Interface Upstream (Master/Slave) (32 pins)	
2.3.6	Microprocessor Interface (32 pins)	
2.3.7	Cell Storage RAM Upstream (50 pins)	
2.3.8	Cell Storage RAM Downstream (50 pins)	40
2.3.9	Common Up- and Downstream Cell Pointer RAM (42 pins)	
2.3.10	JTAG Boundary Scan (5 pins)	
2.3.11	SPI Interface (5 pins)	
2.3.12	QCI Interface (3 pins)	
2.3.13	Production Test (2 pin)	
2.3.14	Supply (74 VSS, 32 VDD33 and 14 VDD18 pins)	
2.3.15	Unconnected (13 pins)	45
3	Functional Description	
3.1	Block Diagrams	
3.1.1	Throughput and Speedup	
3.2	Functional Block Description	
3.2.1	Cell Handler (Upstream/Downstream)	
3.2.2	Buffer Manager and Queue Scheduler (Overview)	
3.2.3	Enhanced Rate Control Unit Overview	
3.2.4	AAL5 Assistant	
3.2.5	Internal Address Reduction Unit	
3.2.6	Queue Congestion Indication Unit	
3.2.7	Clocking System	
3.2.7.1	Clocking System Overview	
3.2.7.2	DPLL Programming	56



Table of	Contents	Page
3.2.7.3	Programming Example	57
3.2.7.4	Initialization Phase	58
3.2.8	Reset System	
3.3	System Integration	60
3.3.1	LCI Translation in Mini-Switch Configurations	62
3.4	Buffer Manager and Queue Scheduler Details	64
3.4.1	Buffer Manager	65
3.4.1.1	Functional Overview	65
3.4.1.2	Logical Buffer Views	66
3.4.1.3	Threshold Classification	68
3.4.1.4	Counter Classification	69
3.4.1.5	Threshold and Occupancy Counter Overview	70
3.4.1.6	Discard Mechanisms and Buffer Reservation	72
3.4.1.7	Cell Acceptance Algorithm	76
3.4.1.8	SB Congestion Indication Mechanism	79
3.4.1.9	Statistical Counters	80
3.4.2	Queue Scheduler	81
3.4.2.1	Functional Overview	81
3.4.2.2	Scheduler Block	82
3.4.2.3	Quality of Service Support	84
3.4.2.4	Traffic Shaping	
3.4.2.5	VC-Merge and Dummy Queue	
3.4.3	Scheduler Block Usage	93
3.4.4	Scheduler Block Scheduler (SBS)	94
3.4.5	Supervision Functions	95
3.4.5.1	Cell Header Protection	
3.4.5.2	Cell Queue Supervision	95
3.5	Available Bit Rate Support	96
3.5.1	ABR Service Description	96
3.5.1.1	Example Network Configuration	98
3.5.1.2	ABR Parameters	99
3.5.1.3	Source Behavior Overview	102
3.5.1.4	ABR Mechanisms	105
3.5.1.5	EFCI Marking	106
3.5.1.6	Relative Rate Marking	106
3.5.1.7	Explicit Rate Marking	106
3.5.1.8	Reactive Switch Control	107
3.5.1.9	VS/VD Behavior	
3.5.2	ERC Unit Functional Overview	110
3.5.2.1	Processor	
3.5.2.2	Message Interface	111
3.5.2.3	ERC Mailbox	



Table of	Contents	Page
3.5.2.4	AVT (Context RAM)	. 114
3.5.2.5	Scan Unit	. 114
3.6	Internal Tables	. 116
3.6.1	Table Overview	. 116
3.6.2	LCI: Local Connection Identifier Table	. 117
3.6.3	QCT: Queue Configuration Table	. 117
3.6.4	QPT: Queue Parameter Table	
3.6.5	TCT: Traffic Class Table	. 117
3.6.6	SBOC: Scheduler Block Occupancy Table	. 117
3.6.7	SCT: Scheduler Configuration Table	. 118
3.6.8	MGT: Merge Group Table	. 118
3.6.9	AVT: ABR/VBR Configuration Table	
3.6.9.1	AVT Context RAM Organization and Addressing	
3.6.9.2	AVT Context RAM Section for ABR-VS/VD Support	. 120
3.6.9.3	AVT Context RAM Section for ABR-ER Support	
3.6.9.4	AVT Context RAM Section for VBR Shaping Support	
3.6.9.5	Common AVT CONFIG Field	. 128
3.6.10	ERC Message Interface	
3.6.10.1	RM_Cell FIFO Organization (IOP/FW View)	
3.6.10.2	Emit FIFO Organization (IOP/FW View)	
3.6.11	QCIT: Congestion Indication Table	. 131
4	Operational Description	. 132
4.1	Basic Device Initialization	
4.2	Basic Traffic Management Initialization	. 132
4.2.1	Setup of Queues	. 137
4.2.2	Programming Queue Scheduler Rates and Granularities	. 138
4.2.2.1	Scheduler Block Scheduler	. 138
4.2.2.2	Programming the Scheduler Block Rates	
4.2.2.3	Programming the Common Real-Time Bypass	. 141
4.2.2.4	Programming the SDRAM Refresh Empty Cell Cycles	. 141
4.2.2.5	Programming the PCR Limiter	. 141
4.2.2.6	Programming the Leaky Bucket Shaper	
4.2.2.7	Guaranteed Cell Rates and WFQ Weight Factors	
4.2.3	ABM-P Configuration Example	
4.2.4	Normal Operation	
4.2.5	Bandwidth Reservation	
4.2.5.1	Bandwidth Reservation Example	. 149
4.2.6	Buffer Reservation	
4.2.7	Support of Standard ATM Service Categories	
4.2.7.1	CBR Connections	
4.2.7.2	rt-VBR Connections	
4.2.7.3	nrt-VBR Connections	. 151



Table of	Contents	Page
4.2.7.4	ABR Connections	. 151
4.2.7.5	UBR+ Connections	. 152
4.2.7.6	GFR Connections	. 152
4.2.7.7	UBR Connections	. 152
4.2.7.8	Generic Service Classes	. 153
4.2.8	Configuration of ABR Mechanisms	. 153
4.2.8.1	EFCI Marking	. 153
4.2.8.2	Relative Rate Marking	. 153
4.2.8.3	Explicit Rate Marking	
4.2.8.4	VS/VD	
4.2.9	Enhanced Rate Control Unit Initialization	
4.2.9.1	Firmware Parameter Configuration	
4.2.9.2	ERC Operation Modes Overview	
4.3	Connection Teardown Example	
4.4	AAL5 Packet Insertion/Extraction	
4.4.1	AAL5 Packet Insertion	
4.4.2	AAL5 Packet Extraction	
4.5	Exception Handling	. 158
5	Interface Description	. 159
5.1	UTOPIA L2 Interfaces (PHY side)	
5.1.1	URXU: UTOPIA Receive Upstream (PHY side)	
5.1.2	UTXD: UTOPIA Transmit Downstream (PHY side)	
5.1.3	UTOPIA Port/Address Mapping (PHY side)	
5.1.4	Functional UTOPIA Timing (PHY side)	
5.1.5	UTOPIA Master Mode Polling Scheme (PHY side)	
5.1.6	UTOPIA Cell Format (PHY side)	
5.1.6.1	UTOPIA Level 2 Standard Cell Formats	
5.1.6.2	LCI Mapping Mode: VPI Mode	
5.1.6.3	LCI Mapping Mode: VCI Mode	
5.1.6.4	LCI Mapping Mode: Infineon Mode	
5.1.6.5	LCI Mapping Mode: Address Reduction Mode	
5.2	UTOPIA L2 Interface (Backplane side)	
5.2.1	URXD: UTOPIA Receive Downstream (Backplane side)	
5.2.2	UTXU: UTOPIA Transmit Upstream (Backplane side)	
5.2.3	UTOPIA Port/Address Mapping (Backplane side)	
5.2.4	Functional UTOPIA Timing (Backplane side)	
5.2.5 5.2.6	UTOPIA Master Mode Polling Scheme (Backplane side) UTOPIA Cell Format (Backplane side)	
5.2.0 5.3	MPI: Microprocessor Interface	
5.3.1	Intel Style Write Access	-
5.3.1	Intel Style Read Access	
5.3.3	Motorola Style Write Access	
0.0.0	INICIOIGIA CIGIO VVIIIG ACCESS	. 1/1



Table of	Contents	Page
5.3.4 5.3.5 5.4 5.4.1 5.5 5.5.1 5.6 5.7 5.8 5.8.1 5.8.2	Motorola Style Read Access Interrupt Signals External RAM Interfaces RAM Configurations SPI: Serial Peripheral Interface SPI Read Sequence QCI: Queue Congestion Indication Interface Test Interface Clock and Reset Interface Clocking Reset	. 172 . 173 . 177 . 177 . 177 . 179 . 179
6	Memory Structure	. 180
7 7.1 7.2 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.2.8 7.2.10 7.2.11 7.2.12 7.2.13 7.2.14 7.2.15 7.2.16 7.2.17	Register Description Overview of the ABM-P Register Set Detailed Register Descriptions Cell Flow Test Registers SDRAM Configuration Registers Cell Insertion/Extraction and AAL5 Control Registers Buffer Occupation Counter Registers Buffer Threshold and Occupation Capture Registers Configuration Register Backpressure Control Registers QCI Control Registers DBA Control Registers LCI Table Transfer Registers Traffic Class Table Transfer Registers Queue Configuration Table Transfer Registers Scheduler Block Occupancy Table Transfer Registers Merge Group Table Transfer Registers Mask Registers Queue Congestion Indication Table Rate Shaper CDV Registers	181 194 194 195 196 212 214 219 220 221 223 231 237 241 258 277 282 286
7.2.18 7.2.19 7.2.20 7.2.21	Queue Parameter Table Mask Registers Scheduler Configuration Register Queue Parameter Table Transfer Registers Scheduler Block Configuration Table Transfer/Mask Registers SDRAM Refresh Registers UTOPIA Port Select of Common Real Time Queue Registers 306	. 295
7.2.22 7.2.23 7.2.24	Scheduler Block Enable Registers Common Real Time Queue Rate Registers AVT Table Registers	. 327



Table of	Table of Contents Pa	
7.2.25 7.2.26 7.2.27 7.2.28 7.2.29 7.2.30 7.2.31 7.2.32 7.2.33	PLL Control Registers ERC Register Access Control External RAM Test Registers ABM-P Version Code Registers Interrupt Status/Mask Registers RAM Select Registers Global ABM-P Status and Mode Registers UTOPIA Configuration Registers Test Registers/Special Mode Registers	346 349 354 356 368 372 379
8 8.1 8.2 8.3 8.4 8.4.1 8.4.1.1 8.4.1.2 8.4.2 8.4.2.1 8.4.2.2 8.4.3 8.4.4 8.4.5 8.4.6 8.4.7 8.4.8 8.4.9 8.5 8.6	Electrical Characteristics Absolute Maximum Ratings Operating Range DC Characteristics AC Characteristics Microprocessor Interface Timing Intel Mode Microprocessor Write Cycle Timing (Intel) Microprocessor Read Cycle Timing (Intel) Microprocessor Interface Timing Motorola Mode Microprocessor Write Cycle Timing (Motorola) Microprocessor Write Cycle Timing (Motorola) UTOPIA Interface CPR SSRAM Interface CPR SSRAM Interface CSR SDRAM Interface SPI Interface Queue Congestion Interface (QCI) Capacitances Package Characteristics	398 398 399 401 403 404 405 406 408 413 414 415 416 417 418 419
9	Test Mode	
10	Package Outlines	422
11	Glossarv	423



List of Figures		Page	
Figure 1-1	Logic Symbol	25	
Figure 1-2	General System Integration	26	
Figure 2-1	Pin Configuration (Bottom View)	27	
Figure 2-2	Pin Configuration (Bottom View)	28	
Figure 3-1	Sub-System Integration Diagram	46	
Figure 3-2	Functional Block Diagram	47	
Figure 3-3	Logical Block Diagram (One Direction)	48	
Figure 3-5	LCI Building Patterns	52	
Figure 3-6	LCI Building Patterns (VPI only)	54	
Figure 3-7	Clocking System Overview	56	
Figure 3-8	DPLL Structure	57	
Figure 3-9	Reset System Overview	59	
Figure 3-10	ABM-P in Bi-directional Mode	60	
Figure 3-11	ABM-P in Uni-directional Mode Using both Cores	61	
Figure 3-12	ABM-P in Uni-directional Mode Using one Core	62	
Figure 3-13	Connection Identifiers in Mini-Switch Configuration	63	
Figure 3-14	Cell Acceptance and Scheduling	64	
Figure 3-15	Buffer Manager Tables	65	
Figure 3-16	Queue Assignment to Traffic Classes and Scheduler Blocks	67	
Figure 3-18	Buffer Management with per Queue Minimum Buffer Reservation	75	
Figure 3-19	Buffer Threshold with Hysteresis	76	
Figure 3-21	Functional Structure of the Hierarchical Queue Scheduler	81	
Figure 3-22	Scheduler Block Structure	82	
Figure 3-23	Behavior of Different Scheduler Types	83	
Figure 3-25	Scheduler Behavior Example		
Figure 3-26	Shaping and Policing at Network Boundaries	86	
Figure 3-27	Ideal ABM-P Shaper Output	88	
Figure 3-28	Ideal and Real ABM-P Shaper Output	88	
Figure 3-31	VC Merge Scheduling		
Figure 3-32	Scheduler Block Usage at Switch Output	93	
Figure 3-33	Scheduler Block Usage at Switch Input	94	
Figure 3-34	User and RM Cell Flows of an ABR Connection		
Figure 3-35	Source Behavior of an Explicit Rate controlled ABR Connection .		
Figure 3-36	Example Network Configuration		
Figure 3-38	ACR calculation at BRM Cell Receive		
Figure 3-39	ACR calculation at FRM Cell Send	103	
Figure 3-41	RM and User Cell Sequence: General Case		
Figure 3-42	RM and User Cell Sequence: Worst Case	104	
Figure 3-44	ABR Mechanisms		
Figure 3-45	Reactive Switch Control Example		
Figure 3-46	Distribution of VS/VD Function in a Switch	109	
Figure 3-47	ERC Unit	110	



List of Figures		Page
Figure 3-48	Message Interface between ERC Unit and ABM-P Core	111
Figure 3-49	SCAN Timer Generation	114
Figure 3-51	Table Access Overview	_
Figure 3-52	AVT Context RAM Addressing Scheme	119
Figure 4-1	Parameters for Connection Setup (bit field width indicated)	133
Figure 4-7	ABM-P Application Example: DSLAM	147
Figure 4-9	Example of Threshold Configuration	150
Figure 4-12	AAL5 Extraction: End of packet, Trailer and Status Byte	157
Figure 5-1	UTOPIA Receive Upstream Master Mode	159
Figure 5-2	UTOPIA Receive Upstream Slave Mode	159
Figure 5-3	UTOPIA Transmit Downstream Master Mode	161
Figure 5-4	UTOPIA Transmit Downstream Slave Mode	161
Figure 5-5	Intel Style Write Access	
Figure 5-6	Intel Style Read Access	171
Figure 5-7	Motorola Style Write Access	171
Figure 5-8	Motorola Style Read Access	172
Figure 5-9	SPI Read Sequence	177
Figure 5-10	QCI Interface	178
Figure 7-1	Table Access Overview	182
Figure 8-1	Input/Output Waveform for AC Measurements	401
Figure 8-2	Microprocessor Interface Write Cycle Timing (Intel)	403
Figure 8-3	Microprocessor Interface Read Cycle Timing (Intel)	404
Figure 8-4	Microprocessor Interface Write Cycle Timing (Motorola)	405
Figure 8-5	Microprocessor Interface Read Cycle Timing (Motorola)	406
Figure 8-6	Setup and Hold Time Definition (Single- and Multi-PHY)	408
Figure 8-7	Tristate Timing (Multi-PHY, Multiple Devices Only)	408
Figure 8-8	SSRAM Interface Generic Timing Diagram	413
Figure 8-9	Generic SDRAM Interface Timing Diagram	414
Figure 8-10	Reset Timing	415
Figure 8-11	Boundary-Scan Test Interface Timing Diagram	416
Figure 8-12	SPI Interface Timing Diagram	417
Figure 8-13	QCI Interface Timing Diagram	418
Figure 9-1	Block Diagram of Test Access Port and Boundary Scan Unit	420



List of Table	es	Page	
Table 2-1	Ball Definitions and Functions	29	
Table 3-4	Maximum ABM-P Throughput and Speedup	48	
Table 3-17	Threshold and Occupancy Counter Table	70	
Table 3-20	Statistical Counters	80	
Table 3-24	Guaranteed Rates for each ATM Service Category	84	
Table 3-29	Summary of VBR Shaping Parameters	89	
Table 3-30	VBR Conformance Definitions		
Table 3-37	ABR Parameters	99	
Table 3-40	In-rate and Out-of-rate Cells	103	
Table 3-43	ABR Mechanisms Supported in the ABM-P	105	
Table 3-50	Timer Values for Clock Generation	115	
Table 3-53	AVT Context Table: ABR-VS/VD (Table Layout)	120	
Table 3-54	AVT Context Table: ABR-VS/VD Parameter Description	121	
Table 3-55	AVT Context Table: ABR-ER (Table Layout)	124	
Table 3-56	AVT Context Table: ABR-ER Parameter Description	125	
Table 3-57	AVT Context Table: VBR Shaping (Table Layout)	126	
Table 3-58	AVT Context Table: VBR Shaping Parameter Description	126	
Table 3-59	Config(6:0) Bit Map		
Table 3-60	RM Cell FIFO Entry (16 bit IOP View)	129	
Table 3-61	Emit FIFO Entry for Emit Events	130	
Table 3-62	Emit FIFO Entry for Time-out Events in VS/VD Mode	130	
Table 3-63	Emit FIFO Entry for Time-out Events in ER Mode	130	
Table 4-2	Scheduler Block Rate Limits		
Table 4-3	SB Rate Calculation Examples for SYSCLK = 51.84 MHz		
Table 4-4	Minimum Shaper Rates as a Function of TstepC and SYSCLK	143	
Table 4-5	Shaper Accuracy as a Function of desired PCR and TstepC	144	
Table 4-6	Maximum BT as a Function of TstepC and SYSCLK		
Table 4-8	Number of Possible Connections per PHY	150	
Table 4-10	Firmware Parameters	154	
Table 4-11	Operation Modes per Connection		
Table 4-13	AAL5 Status Byte		
Table 5-1	Port/Address Mapping	162	
Table 5-2	Port Polling Sequence		
Table 5-3	Standardized UTOPIA Level 2 Cell Format (16-bit)		
Table 5-4	Standardized UTOPIA Level 2 Cell Format (16-bit): OAM Cells		
Table 5-5	Standardized UTOPIA Level 2 Cell Format (16-bit)		
Table 5-6	Standardized UTOPIA Level 2 Cell Format (16-bit)		
Table 5-7	Standardized UTOPIA Level 2 Cell Format (16-bit)		
Table 5-8	Standardized UTOPIA Level 2 Cell Format (16-bit)		
Table 5-9	External RAM Sizes		
Table 5-10	SSRAM Configuration Examples		
Table 5-11	SDRAM Configuration Examples	175	



List of Table	es I	Page	
Table 5-12	SSRAM and SDRAM Type Examples	176	
Table 5-13	Serial SPI Bus EEPROM Type Example		
Table 7-1	Color Convention for Internal Table Field Illustration	183	
Table 7-2	ABM-P Registers Overview		
Table 7-3	External RAM Sizes		
Table 7-5	WAR Register Mapping for DTC Table access	235	
Table 7-4	Registers DTC Upstream/Downstream Table Access	235	
Table 7-7	WAR Register Mapping for LCI Table Access		
Table 7-6	Registers for LCI Table Access		
Table 7-8	Registers for TCT Table Access	241	
Table 7-9	WAR Register Mapping for TCT Table Access	242	
Table 7-10	Registers for Queue Configuration Table Access	258	
Table 7-11	WAR Register Mapping for LCI Table Access	259	
Table 7-12	Registers for SBOC Table Access		
Table 7-13	WAR Register Mapping for SBOC Table Access	271	
Table 7-14	Registers for MGT Table Access	277	
Table 7-15	WAR Register Mapping for MGT Table Access	278	
Table 7-17	WAR Register Mapping for DTC Table access	286	
Table 7-16	Registers QCIT Table Access		
Table 7-18	Registers for QPT1 Upstream Table Access	296	
Table 7-19	Registers for QPT1 Downstream Table Access	296	
Table 7-20	WAR Register Mapping for QPT Table Access	297	
Table 7-21	Registers for QPT2 Upstream Table Access	300	
Table 7-22	Registers for QPT2 Downstream Table Access	300	
Table 7-23	WAR Register Mapping for QPT Table Access	301	
Table 7-24	Registers SCTI Upstream Table Access	306	
Table 7-25	Registers SCTI Downstream Table Access	307	
Table 7-26	Registers SCTF Upstream Table Access	316	
Table 7-27	Registers SCTF Downstream Table Access	316	
Table 7-28	WAR Register Mapping for SCTFU/SCTFD Table access	317	
Table 7-29	Registers for AVT Table Access	329	
Table 7-30	WAR Register Mapping for AVT Table Access	330	
Table 7-31	Extended RAM Address Range for Test Access	351	
Table 8-1	Absolute Maximum Ratings	398	
Table 8-2	Operating Range	398	
Table 8-3	DC Characteristics	399	
Table 8-4	Clock Frequencies	402	
Table 8-5	Microprocessor Interface Write Cycle Timing (Intel)	403	
Table 8-6	Microprocessor Interface Read Cycle Timing (Intel)		
Table 8-7	Microprocessor Interface Write Cycle Timing (Motorola)		
Table 8-8	Microprocessor Interface Read Cycle Timing (Motorola)	406	
Table 8-9	Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY).	409	



List of Table	s Pa ₍	ge
Table 8-10	Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY) . 4	09
Table 8-11	Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY) 4	10
Table 8-12	Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY) 4	11
Table 8-13	SSRAM Interface AC Timing Characteristics 4	13
Table 8-14	SDRAM Interface AC Timing Characteristics 4	14
Table 8-15	Reset Timing	15
Table 8-16	Boundary-Scan Test Interface AC Timing Characteristics 4	16
Table 8-17	SPI Interface AC Timing Characteristics 4	17
Table 8-18	QCI Interface AC Timing Characteristics 4	18
Table 8-20	Thermal Package Characteristics 4	19
Table 8-19	Capacitances	19



List of Regis	sters	Page
Register 1	UCFTST/DCFTST	194
Register 2	URCFG/DRCFG	195
Register 3	UA5TXHD0/DA5TXHD0	
Register 4	UA5TXHD1/DA5TXHD1	
Register 5	UA5TXDAT0/DA5TXDAT0	
Register 6	UA5TXDAT1/DA5TXDAT1	201
Register 7	UA5TXTR/DA5TXTR	
Register 8	UA5TXCMD/DA5TXCMD	203
Register 9	UA5RXHD0/DA5RXHD0	
Register 10	UA5RXHD1/DA5RXHD1	206
Register 11	UA5RXDAT0/DA5RXDAT0	208
Register 12	UA5RXDAT1/DA5RXDAT1	209
Register 13	UA5SARS/DA5SARS	
Register 14	UBufferOcc/DBufferOcc	
Register 15	UBufferOccNg/DBufferOccNg	213
Register 16	UBufMax/DBufMax	214
Register 17	UMAC/DMAC	
Register 18	UMIC/DMIC	
Register 19	CLP1DIS	
Register 20	CONFIG	
Register 21	UUBPTH0	
Register 22	UUBPTH1	
Register 23	UUBPTH2	
Register 24	UUBPTH3	
Register 25	UBPEI	
Register 26	DUBPTH0	
Register 27	DUBPTH1	
Register 28	DUBPTH2	
Register 29	DUBPTH3	
Register 30	DQCIC	
Register 31	DSBT1	
Register 32	DSBT2	
Register 33	DSBT3	_
Register 34	DSBT4	
Register 35	DTCT	
Register 36	LCI0	
Register 37	LCI1	
Register 38	LCI2	
Register 39	TCT0	
Register 40	TCT1	
Register 41	TCT2	
Register 42	TCT3	
Register 43	QCT0	
Register 44	QCT1	
Register 45	QCT2	
Register 46	QCT3	-
Register 47	QCT4	
Register 48	QCT5	
Register 49	QCT6	
Register 50	SBOC0	
Register 51	SBOC1	



List of Regis	ters F	Page
Register 52	SBOC2	274
Register 53	SBOC3	
Register 54	SBOC4	276
Register 55	MGT0	
Register 56	MGT1	_
Register 57	MGT2	
Register 58	MASK0/MASK1	
Register 59	MASK2/MASK3	
Register 60	MASK4/MASK5	
Register 61	MASK6	
Register 62	QCIT	
Register 63	UCDV/DCDV	
Register 64	UQPTM0/DQPTM0	289
Register 65	UQPTM1/DQPTM1	290
Register 66	UQPTM2/DQPTM2	
Register 67	UQPTM3/DQPTM3	292
Register 68	UQPTM4/DQPTM4	
Register 69	UQPTM5/DQPTM5	
Register 70	USCONF/DSCONF	295
Register 71	UQPT1T0/DQPT1T0	
Register 72	UQPT1T1/DQPT1T1	
Register 73	UQPT2T0/DQPT2T0	302
Register 74	UQPT2T1/DQPT2T1	303
Register 75	UQPT2T2/DQPT2T2	304
Register 76	UQPT2T3/DQPT2T3	305
Register 77	USADR/DSADR	
Register 78	USCTI/DSCTI	309
Register 79	UECRI/DECRI	
Register 80	UECRF/DECRF	
Register 81	UCRTQ/DCRTQ	
Register 82	USCTFM/DSCTFM	
Register 83	USCTFT/DSCTFT	
Register 84	USCEN0/DSCEN0	319
Register 85	USCEN1/DSCEN1	
Register 86	USCEN2/DSCEN2	
Register 87	USCEN3/DSCEN3	
Register 88	USCEN4/DSCEN4	
Register 89	USCEN5/DSCEN5	324
Register 90	USCEN6/DSCEN6	
Register 91	USCEN7/DSCEN7	326
Register 92	UCRTRI/DCRTRI	327
Register 93	UCRTRF/DCRTRF	
Register 94	ERCTO	
Register 95	ERCT1	
Register 96	ERCM0	
Register 97	ERCM1	
Register 98	ERCMB0	
Register 99	ERCMB1	
Register 100	ERCMB2	
Register 101	ERCCONFO	
Register 102	ERCCONF1	340



List of Regis	ters	age
Register 103	PLL1CONF	341
Register 104	PLL2CONF	343
	PLLTST	
Register 106	ERCRAC	346
Register 107	ERCRAM	348
	EXTRAMD0	
	EXTRAMD1	
Register 110	EXTRAMA0	351
Register 111	EXTRAMA1	352
	EXTRAMC	
Register 113	VERL	354
Register 114	VERH	355
	ISRU	
	ISRD	359
	ISRC	
Register 118	IMRU	363
Register 119	IMRD	364
	IMRC	
Register 121	ISRDBA	
	IMRDBA	367
Register 123	MAR	368
Register 124	WAR	370
Register 125	USTATUS	372
Register 126	MODE1	373
Register 127	MODE2	377
Register 128	UTRXCFG	379
	UUTRXP0	
Register 130	UUTRXP1	382
	UUTRXP2	
Register 132	DUTRXP0	384
Register 133	DUTRXP1	385
Register 134	DUTRXP2	386
Register 135	UUTTXCFG	387
Register 136	DUTTXCFG	389
	UUTTXP0	
Register 138	UUTTXP1	392
Register 139	UUTTXP2	393
Register 140	DUTTXP0	394
Register 141	DUTTXP1	395
Register 142	DUTTXP2	
Register 143	TEST	397



Preface

The purpose of this Data Sheet is to provide comprehensive information about the ABM-P device regarding system-level integration, hardware/board design, and software driver aspects.

Organization of this Document

This Data Sheet is divided into 13 chapters and two appendices. It is organized as follows:

Chapter 1, Overview

Gives a general description of the product and its family, lists the key features, and presents some typical applications.

· Chapter 2, Pin Descriptions

Lists pin locations with associated signals, categorizes signals according to function, and describes the signals.

Chapter 3, Functional Description

Gives descriptions of major functional blocks, configuration tables, and global device functions.

• Chapter 4, Operational Description

Describes basic initialization and operation procedures.

Chapter 5, Interface Description

Gives a functional description of all interfaces.

Chapter 6, Memory Structure

Chapter 7, Register Description

Lists all registers and tables with functional description.

Chapter 8, Electrical Characteristics

Provides detailed information about electrical characteristics and interface timings.

- · Chapter 9, Test Mode
- Chapter 10, Package Outlines
- Chapter 11, Glossary



Related Documentation

- ITU-T Recommendation I.371, Traffic Control and Congestion Control in B-ISDN, 2nd Release, March 1996.
- [2] ATMF, Traffic Management Specification 4.1, March 1999.
- [3] ATMF, UTOPIA Level 1 Specification Version 2.01, March 1994.
- [4] ATMF, UTOPIA Level 2 Specification Version 1, June 1995.

Your Comments

We welcome your comments on this document. We are continuously trying improving our documentation. Please send your remarks and suggestions by e-mail to

sc.docu_comments@infineon.com

Please provide in the subject of your e-mail:

device name (ABM-P), device part number (PXF 4336), device version (Version 1.1), and in the body of your e-mail:

document type (Data Sheet), issue date (2001-12-17) and document revision number (DS 2).



1 Overview

The ABM-P PXF 4336 Version 1.1 is Infineon's new generation ATM Buffer Manager device. It addresses the performance needs of new multi-service platforms with combined ATM cell and packet-handling applications. The ABM-P manages ATM traffic flowing through multi-service platforms in which voice, video, and data traffic converge. The optimizes the interworking of ATM and higher-layer traffic-management and flow-control schemes. The Enhanced Rate Control (ERC) feature provides maximum link utilization by rate-adaptive schemes such as ABR-ER, ABR-VS/VD, and ABR-RSC. Optional "leaky bucket" shaping per queue provides full VBR support. The ABM-P is useful in applications where extensive ATM traffic management capabilities are required. This includes either distributed or centralized system architectures that cover enterprise and Central Office switches, DSLAMs, and ATM line cards for routers and switches.





ATM Buffer Manager ABM-P

ABM-P PXF 4336 V1.1


1.1 Features


- ATM Traffic Management processing support up to STM-4/OC-12 equivalent bandwidth
- Throughput at UTOPIA Interface up to 687 Mbit/s transmit, 795 Mbit/s receive
- Speed-up factor relative to STM-4/OC12: 1.32
- Uni-directional mode with combined resources of both directions (optional)
- 256K cells buffer per direction (configurable in guaranteed and shared buffer)





- Up to 128 Scheduler Blocks (SB) per direction with programmable service rates, individually assignable to UTOPIA ports
- The ABM-P is cascadable to provide up to 512 schedulers, 32K queues, and 1M cell memories per direction
- Up to 16 traffic classes with individually-selectable thresholds for highest service differentiation
- Up to 48 ports per UTOPIA Interface
- Standards-compliant support for the following ATM Forum service categories:
 CBR, rt-VBR, nrt-VBR, GFR, ABR (EFCI, CI/NI relative marking, ER, VS/VD, RSC),
 UBR, UBR+
- Generic PHB (Per Hop Behavior) characteristics are configurable (PHB traffic class is not standardized)
- Configurable cell-address translation modes







ABM-P PXF 4336 V1.1

Overview

1.1.1 Queueing Functions

- Per-VC queueing for up to 8192 connections per direction for optimal connection isolation
- Optional queue sharing
- Guaranteed per-queue minimum buffer reservation
- Cell acceptance based on programmable threshold sets with hysteresis evaluation
- Threshold sets for individual queues, traffic classes, schedulers, and global buffer for optimized buffer sharing
- Per VC Packet Discard, including Early Packet Discard (EPD) & Partial Packet Discard (PPD) thresholds for Guaranteed Frame Rate (GFR) support
- · Cell Loss Priority (CLP) aware selective discard thresholds
- · EFCI and CI/NI support thresholds
- UTOPIA input port backpressure thresholds without head-of-line-blocking
- Per queue and scheduler block congestion indication/avoidance thresholds

1.1.2 Scheduling Functions

- Multistage scheduling units with
 - Work conservative Weighted Round Robin (WRR) scheduling stage for 128 Scheduler Blocks
 - Each Scheduler Block comprising of
 - a Weighted Fair Queueing (WFQ) scheduler with 16320 programmable weight factors for each queue, providing rate guarantees and fairness in bandwidth allocation
 - a high priority Round Robin (RR) scheduler for real-time traffic
 - a low priority RR scheduler for best effort traffic
- Additional common real-time bypass queue for each direction, for cascading multiple ABM-Ps
- Selectable Peak Cell Rate (PCR) shaping for each queue with minimum 2.62 Kbps and maximum 343 Mbit/s at 52 MHz clock (65472 programmable rates)
- Selectable Variable Bit Rate (VBR.1.2.3) leaky bucket shaping for up to 2046 queues
- VC merge function for up to 128 merge groups (arbitrary queues per merge group) for Multi Protocol Label Switching (MPLS) applications
- Support for Dynamic Bandwidth Allocation with SB occupancy threshold monitoring
- · SB scheduler overbooking possibility

1.1.3 Interfaces

- Two external SDRAM Interfaces for cell storage, one for upstream and one for downstream direction (up to 256 K cell buffer per direction)
- · One common cell pointer SSRAM Interface
- Multiport UTOPIA Level 2 Interface in up- and downstream direction conforming to the specifications of the ATM Forum [4]



- 4-cell FIFO buffer at UTOPIA receive interfaces for clock synchronization (head-of-line blocking-free)
- 64-cell buffer logical queueing for up to 48 PHYs at UTOPIA transmit interfaces (head-of-line blocking-free)
- 16-bit Microprocessor Interface, configurable as Intel or Motorola type (with AAL5 packet insertion/extraction support)
- · Queue Congestion Indication Interface
- JTAG Boundary Scan Interface
- SPI Interface for EPROM (optionally, required for ABR ER and ABR VS/VD support)

1.1.4 Supervision Functions

- Internal pointer supervision
- Cell-header protection function

1.1.5 Technology

- Supply voltages 1.8 V (core) and 3.3 V (I/Os)
- Ball Grid Array BGA-456 package (Plastic BGA (35 mm)²)
- Temperature range -40°C to 85°C
- Power dissipation 2.0 W (typical)



1.2 Logic Symbol




Figure 1-1 Logic Symbol



1.3 Typical Applications

The ABM-P device is designed for traffic management on line cards and trunk cards such as are used in:

- ATM Switches
- DSLAMs, DLCs
- · Multi-Service Access Switches
- · 3G Wireless Infrastructure




Figure 1-2 General System Integration



2 Pin Descriptions

2.1 Pin Diagram




Figure 2-1 Pin Configuration (Bottom View)



2.2 Pin Diagram with Functional Groupings




Figure 2-2 Pin Configuration (Bottom View)



2.3 Pin Definitions and Functions

Table 2-1 lists and explains all pins/balls organized into functional groups. Table 2-1 uses the following naming conventions:

Ball No. Ball Number with respect to package outline (see Figure 2-1)

Symbol Signal Name

Type Type of pin/ball:

I Input pin

I_{PD} Input pin (Internal Pull-Down Transistor)I^{PU} Input pin (Internal Pull-Up Transistor)

O Output pin (Push/Pull)

O (oD) Output pin (Open Drain)
O (tri) Output pin (TriState)

Function Functional pin/ball description

Note: The ABM-P signal pins are not 5 V I/O tolerant. For further details refer to "DC Characteristics" on Page 399.

Table 2-1 Ball Definitions and Functions

Ball	Symbol	Туре	Function
No.			

2.3.1 Common System Clock Supply (6 pins)

P24	SYSCLK	I	System Clock This clock signal feeds DPLL1 and DPLL2 and the internal ABM-P Core Clock, depending on signal SYSCLKSEL.
N24	SYSCLKSEL	I _{PD}	Internal ABM-P Core Clock Source Select: 'H': Internal Core Clock is supplied by signal SYSCLK 'L': Internal Core Clock is supplied by DPLL1
M25	ERCCLK	I	Alternative ERC Clock Supply It is recommended to connect this signal to V _{SS} if not used.



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symbol	Туре	Function
M26	ERCCLKSEL	I _{PD}	Internal Alternative ERC Clock Source Select: 'H': ERC unit alternative clock is supplied by signal 'ERCCLK'. 'L': ERC unit alternative clock is supplied by DPLL2.
L24	ERCFREQSE L	I _{PD}	Internal ERC Clock Source Select: 'H': Asynchronous ERC Operation ERC unit clock is supplied by signal 'ERCCLK' or DPLL2. 'L': Synchronous ERC Operation ERC unit clock is supplied by internal core clock (signal 'SYSCLK' or DPLL1).
D21	RAMCLK	0	Reference clock for external RAM (CSRU, CSRD and CPR)

2.3.2 UTOPIA Receive Interface Upstream (Master/Slave) (32 pins)

G4, G3, G2, G1, F4, F3, F2, F1, E4, E3, E2, E1, D2, D1, C2,	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1,	URXDATU(15:0)		UTOPIA Receive Data Bus Upstream (from PHY)
A1	URXF	PRTYU	I _{PD}	UTOPIA Receive Odd Parity of URXDATU(15:0) (PHY side)



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symb	ol	Туре	Function
A5, C4, B4, A4, B3	4, 3, 2, 1, 0	URXADRU(4:0)	I/O _{PD}	UTOPIA Receive Address Bus (PHY side) Master Mode: output Slave Mode: input
A3, B2, A2, C3	3, 2, 1, 0	URXENBU(3:0)	I/O ^{PU}	UTOPIA Receive Enable Bus (PHY side) Master Mode: output Slave Mode: input
B6, A6, D5, C5	3, 2, 1, 0	URXCLAVU(3:0)	I/O _{PD}	UTOPIA Receive CLAV Bus (PHY side) Master Mode: input Slave Mode: output
D4	URXSOCU		I _{PD}	UTOPIA Receive Start of Cell signal (PHY side)
B1	URXCLKU		I	UTOPIA Receive Clock signal (PHY side)



Table 2-1 Ball Definitions and Functions (cont'd)

Ball	Symbol	Туре	Function
No.			

2.3.3 UTOPIA Transmit Interface Downstream (Master/Slave) (32 pins)

		- /		
W1,	15,		0	UTOPIA Transmit Data Bus Downstream
Y4,	14,			(to PHY)
Y3,	13,			
Y2,	12,			
Y1,	11,			
AA4,	10,	<u> </u>		
AA3,	9,	UTXDATD(15:0)		
AA2,	8,	2		
AB4,	7,	<u>'</u>		
AB3,	6,			
AB2,	5,	5		
AB1,	4,			
AC3,	3,			
AC2,	2,			
AC1,	1,			
AD2	0			
AE2	UTXF	RTYD	O _{PD}	UTOPIA Transmit Odd Parity of UTXDATD(15:0) (PHY side)
AE3.	4,	6	I/O _{PD}	UTOPIA Transmit Address Bus (PHY side)
AF4,	3,	UTXADRD(4:0)	FD	Master Mode: output
AE4,	2,	윤		Slave Mode: input
AD4,	1,			
AF5	o o	🕺		
		5		
AD5,	3,	16	I/O ^{PU}	UTOPIA Transmit Enable Bus (PHY side)
AC5,	2,	UTXENBD(3:0)		Master Mode: output
AF6,	1,	<u> </u>		Slave Mode: input
AE6	o o			'
-		;		
		15		
	-		1	1



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symb	ol	Туре	Function
AC4, AF1, AF2, AF3	3, 2, 1, 0	UTXCLAVD(3:0)	I/O _{PD}	UTOPIA Transmit CLAV Bus (PHY side) Master Mode: input Slave Mode: output
AD3	UTXSOCD		O _{PD}	UTOPIA Transmit Start of Cell signal (PHY side)
AE1	UTXCLKD		I	UTOPIA Transmit Clock signal (PHY side)

2.3.4 UTOPIA Receive Interface Downstream (Master/Slave) (32 pins)

AD24, AF26, AE26, AD25, AC26, AC25, AC24, AB26, AB25, AB24, AB23, AA26, AA25, AA23, Y26	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	URXDATD(15:0)	1	UTOPIA Receive Data Bus Downstream (from Backplane)
AF24	URXF	PRTYD	I _{PD}	UTOPIA Receive Odd Parity of URXDATD(15:0) (Backplane side)



Table 2-1 Ball Definitions and Functions (cont'd)

Ball Symbol No.		ool	Туре	Function	
AE21, AF21, AC22, AD22, AE22	4, 3, 2, 1, 0	URXADRD(4:0)	I/O _{PD}	UTOPIA Receive Address Bus (Backplane side) Master Mode: output Slave Mode: input	
AE20, AF20, AC21, AD21	3, 2, 1, 0	URXENBD(3:0)	I/O ^{PU}	UTOPIA Receive Enable Bus (Backplane side) Master Mode: output Slave Mode: input	
AF22, AD23, AE23, AF23	3, 2, 1, 0	URXCLAVD(3:0)	I/O _{PD}	UTOPIA Receive CLAV Bus (Backplane side) Master Mode: input Slave Mode: output	
AF25	URXSOCD		I _{PD}	UTOPIA Receive Start of Cell signal (Backplane side)	
AE25	URXCLKD		I	UTOPIA Receive Clock signal (Backplane side)	



Table 2-1 Ball Definitions and Functions (cont'd)

Ball	Symbol	Туре	Function
No.			

2.3.5 UTOPIA Transmit Interface Upstream (Master/Slave) (32 pins)

2.3.5	UI	OFIA III	211511111 II	interface opstream (master/slave) (32 pills)
J26, H23, H24, H25, H26, G23, G24, G25, G26, F23, F24, F25, F26, E23, E24, E25	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	UTXDATU(15:0)	O	UTOPIA Transmit Data Bus Upstream (to Backplane)
D24	UTXPRTYU		O _{PD}	UTOPIA Transmit Odd Parity of UTXDATU(15:0) (Backplane side)
D23, A26, A25, A24, B24	4, 3, 2, 1, 0	UTXADRU(4:0)	I/O _{PD}	UTOPIA Transmit Address Bus (Backplane side) Master Mode: output Slave Mode: input
A23, B23, C23, A22	3, 2, 1, 0	UTXENBU(3:0)	I/O ^{PU}	UTOPIA Transmit Enable Bus (Backplane side) Master Mode: output Slave Mode: input



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symbol		Туре	Function
C25, C26, B26, B25	3, 2, 1, 0	UTXCLAVU(3:0)	I/O _{PD}	UTOPIA Transmit CLAV Bus (Backplane side) Master Mode: input Slave Mode: output
D25	UTXSOCU		O _{PD}	UTOPIA Transmit Start of Cell signal (Backplane side)
E26	UTXCLKU		I	UTOPIA Transmit Clock signal (Backplane side)

2.3.6 Microprocessor Interface (32 pins)

	mieroprocesor mieriaco (oz pino)					
N25	RESE	Ī	I	ABM-P Reset		
Y25, Y24, Y23, W26, W25, W24, W23, V25, V24, V23, U26, U25, U24, U23, T23, T26	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	MPDAT(15:0)	I/O	Microprocessor Data Bus		



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symbo	I	Туре	Function
T25, T24, R26, R25, R24, P23, P26, P25	7, 6, 5, 4, 3, 2, 1, 0	MPADR(7:0)	I	Microprocessor Address Bus
K24	MPWR		1	WR when MPMOD=0 (Intel Mode) R/W when MPMOD=1 (Motorola Mode).
K23	MPRD		I	RD when MPMOD=0 (Intel Mode) DS when MPMOD=1 (Motorola Mode).
J24	MPCS		1	Chip Select from Microprocessor.
J23	MPINT		O(oD)	Interrupt Request to Microprocessor. Open drain, needs external pull-up resistor. Interrupt pins of several devices can be wired-or together.
K26	MPINTD		O(oD)	Interrupt Request DBA to Microprocessor. Open drain, needs external pull-up resistor. Interrupt pins of several devices can be wired-or together. This interrupt signal is exclusively for DBA related events and thus associated to Register 121 "ISRDBA" on Page 366.
K25	MPRDY		O(tri)	Ready Output to Microprocessor for read and write accesses.
J25	MPMOI	DE	I _{PD}	Intel/Motorola select: 'L' Intel type processor 'H' Motorola type processor



Table 2-1 Ball Definitions and Functions (cont'd)

Ball	Symbol	Туре	Function
No.			

2.3.7 Cell Storage RAM Upstream (50 pins)

2.3.7	Ce	iii Stora	ge KAN	i Upstream (50 pins)
C19,	31,		I/O	Data Bus to Cell Storage RAM Upstream
D19,	30,			
A18,	29,			
B18,	28,			
D18,	27,			
A17,	26,			
B17,	25,			
C17,	24,			
D17,	23,			
D16,	22,			
A16,	21,			
B16,	20,			
C16,	19,			
A15,	18,	<u> </u>		
B15,	17,	CSRDATU(31:0)		
D15,	16,	⊇		
C15,	15,	<u>'</u>		
D14,	14,			
A14,	13,	SS		
B14,	12,			
C14,	11,			
C13,	10,			
B13,	9,			
A13,	8,			
D13,	7,			
D12,	6,			
C12,	5,			
B12,	4,			
C11,	3,			
B11,	2,			
A11,	1,			
D11	0			
D10	CSRE	BAU0	0	Cell Storage RAM Bank Address 0 Upstream
				-



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symbo	ol	Туре	Function
C10	CSRB	AU1	0	Cell Storage RAM Bank Address 1 Upstream
B10, A10, D9, C9, B9, A9, D8, C8, B8, A8, D7,	11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1,	CSRADRU(11:0)	O	Address Bus of Cell Storage RAM Upstream
B7	CSRC	SU	0	Cell Storage RAM Upstream Chip Select
A7	CSRR	ASU	0	Cell Storage RAM Upstream Row Address Strobe
D6	CSRC	ASU	0	Cell Storage RAM Upstream Column Address Strobe
C6	CSRW	<u>'EU</u>	0	Cell Storage RAM Upstream Write Enable



Table 2-1 Ball Definitions and Functions (cont'd)

Ball	Symbol	Туре	Function
No.			

2.3.8 Cell Storage RAM Downstream (50 pins)

AD6,	31,		I/O	Data Bus to Cell Storage RAM Downstream
AC6,	30,			ŭ
AF7,	29,			
AE7,	28,			
AD7,	27,			
AC7,	26,			
AF8,	25,			
AD8,	24,			
AC8,	23,			
AF9,	22,			
AE9,	21,			
AD9,	20,			
AC9,	19,			
AF10,	18,	<u> </u>		
AD10,	17,	CSRDATD(31:0)		
AC10,	16,	2		
AC11,	15,	<u>'</u>		
AF11,	14,	Ĕ		
AE11,	13,	SS		
AD11,	12,			
AF12,	11,			
AC12,	10,			
AD12,	9,			
AC13,	8,			
AF13,	7,			
AE13,	6,			
AD13,	5,			
AD14,	4,			
AF14,	3,			
AC14,	2,			
AC15,	1,			
AD15	0			
AE15	CSRE	BAD0	0	Cell Storage RAM Bank Address 0 Downstream
				·



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symb	ool	Туре	Function
AF15	CSRE	BAD1	0	Cell Storage RAM Bank Address 1 Downstream
AD16, AE16, AF16, AC16, AC17, AD17, AE17, AF17, AC18, AD18, AC19	11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1,	CSRADRD(11:0)	0	Address Bus of Cell Storage RAM Downstream
AD19	CSRC	CSD	0	Cell Storage RAM Downstream Chip Select
AE19	CSRF	RASD	0	Cell Storage RAM Downstream Row Address Strobe
AF19	CSRC	CASD	0	Cell Storage RAM Downstream Column Address Strobe
AC20	CSRV	WED	0	Cell Storage RAM Downstream Write Enable



Table 2-1 B	all Definitions and	Functions	(cont'd)
-------------	---------------------	------------------	----------

Ball	Symbol	Туре	Function
No.			

2.3.9 Common Up- and Downstream Cell Pointer RAM (42 pins)

2.0.5			p una	Downstream och i omter riam (42 pms)
P2,	19,		I/O	Data Bus to Cell Pointer RAM
P1,	18,			
P4,	17,			
R4,	16,			
R3,	15,			
R2,	14,			
R1,	13,			
T3,	12,	6		
T2,	11,	CPRDAT(19:0)		
T1,	10,	Ė		
T4,	9,	Δ Δ		
U4,	8,	<u>۳</u>		
U3,	7,	ਹ		
U2,	6,			
U1,	5,			
V4,	4,			
V3,	3,			
V1,	2,			
W4,	1,			
W3	0			



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symbol	Туре	Function
J1, J2, J3, J4, K1, K2, K3, K4, L1, L2, L3, M1, M2, M3, M4, N4, N1, N2, N3	18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	0	Address Bus of Cell Pointer RAM
H4	CPRADSC	0	Cell Pointer RAM Chip Select
НЗ	CPRGW	0	Cell Pointer RAM Write Enable
H2	CPROE	0	Cell Pointer RAM Output Enable

2.3.10 JTAG Boundary Scan (5 pins)

A21	TDI	I ^{PU}	Test Data Input.
D22	TCK	I ^{PU}	Test Clock.
C22	TMS	I ^{PU}	Test Mode Select.
B21	TRST	I ^{PU}	Test Data Reset
B22	TDO	0	Test Data Output In normal operation, must not be connected.



Table 2-1 Ball Definitions and Functions (cont'd)

Ball	Symbol	Туре	Function
No.			

2.3.11 SPI Interface (5 pins)

B20	SPICS	0	SPI Chip Select
C20	SPICLK	0	SPI Clock
D20	SPISO	0	SPI Serial Out
A19	SPISI	I _{PD}	SPI Serial In
B19	IOPRAMSEL	I _{PD}	IOP Code RAM Select Must be connected to 'L'.

2.3.12 QCI Interface (3 pins)

L26	QCITXDAT	0	QCI Transmit Data
L25	QCITXCLK	I	QCI Clock
L23	QCITXFRAME	I	QCI Transmit Frame Sync

2.3.13 Production Test (2 pin)

A20	TSTERCCLK	I _{PD}	For device test only, do not connect. Must not be connected in normal operation.
C21	EXTFREEZ	I _{PD}	For device test only, do not connect. Must not be connected in normal operation.

2.3.14 Supply (74 VSS, 32 VDD33 and 14 VDD18 pins)



Table 2-1 Ball Definitions and Functions (cont'd)

Ball No.	Symbol	Туре	Function
E18, E21 K5, K22, L16, M11 M16, N5 N15, N10 P13, P14 R12, R13 T12, T13 V5, V22, AB9, AB	E9, E10, E13, E14, E22, F5, F22, C L11, L12, L13, L I, M12, M13, M14, N11, N12, N13, 6, N22, P5, P11, I, P15, P16, P22, B, R14, R15, R16, C T14, T15, T16, C AA5, AA22, AB5	75, J22, 14, L15, 1, M15, N14, P12, R11, , T11, J5, U22,	VSS, Chip GND Supply (All pins should be connected to the same level)
E20, G5, M5, M22 W22, Y5	E11, E12, E15, E , G22, H5, H22, L , R5, R22, T5, T2 , Y22, AB7, AB8, B15, AB16, AB19	5, L22, 22, W5, AB11,	VDD33, Chip 3.3 V Supply (All pins should be connected to the same level)
-, ,	C18, D26, R23, E12, AE5, W2, P	,	VDD18, Chip 1.8 V Supply (All pins should be connected to the same level)
N23, M2	4		VSS PLL, Chip GND Supply (All pins should be connected to the same level)
N26, M2	3		VDD18 PLL, Chip 1.8 V Supply (All pins should be connected to the same level)

2.3.15 Unconnected (13 pins)

D3, L4, V2, AA1, AD1, AE8, AE10, AE14, AF18, AE24, AC23, V26,	Unconnected pins. It is recommended to leave these pins unconnected
C24	on the board to guarantee board compatibility to future device versions.

Note: Total signal pins: 323; total power supply pins: 120.



3 Functional Description

3.1 Block Diagrams

Figure 3-1 shows a typical sub-system integration scenario using the ABM-P. The memory configurations are examples and depend on the ABM-P operation modes and required queueing resources.




Figure 3-1 Sub-System Integration Diagram

Figure 3-2 shows a functional block diagram of the ABM-P. The function blocks are referenced and described in more detail in subsequent chapters.






Figure 3-2 Functional Block Diagram

Figure 3-3 shows a logical illustration of the ATM Buffer Manager (ABM-P) core for one direction.

Cells are assigned to queues in the Buffer Manager unit. The cell acceptance algorithm verifies that no thresholds are exceeded that are provided for queues, schedulers, traffic classes, as well as for the global buffer. Once accepted, a cell cannot be lost, but will be emitted at the respective UTOPIA Interface after some time (exception: queue has been disabled while cells are stored). Alternatively, cells can be received from the Microprocessor Interface via the AAL5 unit. In case of ABR connections, Resource Management (RM) cells are handled within the Enhanced Rate Control (ERC) unit. The demultiplexer forwards the cells to the respective queue associated with a scheduler which sorts them for transmission according to the programmed configuration. As part of the scheduling function, an optional Peak Rate Limiter and a Leaky-Bucket shaper are provided for the shaping of individual queues (connections).

The Queue Scheduler and the Buffer Manager are the key units for QoS provisioning in the ABM-P. The behavior of both units is described in subsequent chapters. The output multiplexer recombines the cell streams of all schedulers. Emitted cells are either forwarded to the UTOPIA Transmit Interface or to the AAL5 unit for extraction.






Figure 3-3 Logical Block Diagram (One Direction)

3.1.1 Throughput and Speedup

At a given clock frequency, applied to the ABM-P UTOPIA interfaces and the ABM-P core, the core is the limiting factor for throughput because it needs 32 clock cycles per cell as opposed to UTOPIA, which needs only 27+2. The available speedup in the ABM-P relative to STM-4/OC12 transmission rates is shown in **Table 3-4**.

Table 3-4 Maximum ABM-P Throughput and Speedup

Clock Frequency	ABM-P core Throughput [Mbit/s] (53 Byte Cells)	Speedup relative to STM-4/OC12 (599.04 Mbit/s)
51.84	686.88	1.146
60	795	1.327



3.2 Functional Block Description

3.2.1 Cell Handler (Upstream/Downstream)

The Cell Handler (CH) units are responsible for the physical data flow of storing and retrieving cells to/from the respective Cell Storage RAM or insertion and extraction of Resource Management (RM) cells. Updates to the cell header section or to the cell contents in case of OAM-RM cells are also performed by the Cell Handler units.

3.2.2 Buffer Manager and Queue Scheduler (Overview)

The Buffer Manager (BM) unit is the central function of the ABM-P device and handles the logical data flows for upstream and downstream direction. It utilizes the Queue Scheduler to coordinate cell emission and a common Cell Pointer RAM (SSRAM) to administrate cell storage.

Any cell entering the CH unit is reported to the BM unit running the cell acceptance algorithm. In a first step a cell is classified and associated to the logical resource entities connection, queue, traffic class and scheduler. As an exception Resource Management (RM) cells are extracted and forwarded to the ERC unit for further processing. Once all associated resources are determined, the BM runs the cell acceptance algorithm based on the current parameter sets. As a result of all threshold evaluations the cell is either discarded or accepted and related counters are updated accordingly. Non-empty queues are reported to the Queue Scheduler (QS) unit to be scheduled by the associated calendar. In return the QS unit reports queues to the Buffer Manager that are due for cell transmission in the current cell slot. Upon a cell emit request for a specific queue the BM either requests the Cell Handler to retrieve and transmit the next cell or to insert an RM cell as prepared by the ERC unit.

Since the BM and QS units are the central functions of the ABM-P device they are described in more detail in chapter "Buffer Manager and Queue Scheduler Details" on Page 64.

3.2.3 Enhanced Rate Control Unit Overview

The Enhanced Rate Control (ERC) unit interfaces to the BM and the CH units for RM cell insertion and extraction. It controls the following functions on a per connection basis:

- ABR-VS/VD: Processing of RM cells, related state machines and rate adjustment
- ABR-ER: Rate calculation and RM cell processing (and adjustment in case of RSC)

The ERC unit is described in more detail in section "ERC Unit Functional Overview" on Page 110.



3.2.4 AAL5 Assistant

The AAL5 Assistant unit allows insertion and extraction of AAL5 segmented packets from and towards the Microprocessor Interface. Supported by the corresponding software driver, the unit implements an "in-line" SAR function, i.e. one packet is processed at any time by an SAR function. However, upstream and downstream flow as well as extraction and insertion are independent functions that may be operationally interleaved.

For extraction, a Scheduler Block must be associated to the AAL5 Assistant unit and each queue assigned to this scheduler block must be assigned to a VC-merge group to guarantee that complete packets are forwarded to the AAL5 Assistant unit. The scheduler block rates can be adjusted according to the microprocessor interface bandwidth or the intended CPU load. However, the CPU may extract the payload chunks at a lower rate which will result in internal scheduler block backpressure. No data loss will occur in that case. The CPU reads consecutive bytes from the cell's payload chunks that can be re-assembled immediately in the host memory while the AAL5 Assistant unit checks the AAL5 trailer. The section "AAL5 Packet Extraction" on Page 156 provides programming details.

Refer to "Scheduler Configuration Table Integer Transfer Registers" on Page 306 for the assignment of scheduler blocks to the AAL5 Assistant and the programming of their rates.

For insertion, the CPU prepares the ATM cell header for the following packet and writes packet payload chunks to the AAL5 Assistant unit which will generate the cells and the AAL5 trailer for automatic completion of the last cell of the packet. Internally, the cells are forwarded to either the downstream or upstream Cell Handler and processed in the same way as cells received by an UTOPIA receive interface.

The section "AAL5 Packet Insertion" on Page 156 provides the details.

3.2.5 Internal Address Reduction Unit

The ABM-P requires an internal 16-bit Local Connection Identifier (LCI) to address its resources. Two basic cell addressing schemes are supported to extract/generate an LCI from the cell header:

- LCI Mapping Modes
 - An external device generates an LCI and maps it into the ATM cell header. Three different mapping modes are supported by the ABM-P.
 - The LCI mapping modes are described as part of the UTOPIA interface description in chapters "UTOPIA L2 Interfaces (PHY side)" on Page 159 and "UTOPIA L2 Interface (Backplane side)" on Page 169.
- Internal Address Reduction Mode
 The ABM-P generates its own internal LCI as a programmable combination of the cell



header fields VPI, VCI and the Port Number (PN). The port number is taken either from the UTOPIA port number or the UDF1 cell header byte.

Internal Address Reduction

Two parameters in **Register 127** "MODE2" on Page 377 determine the building function of the internal LCI value:

- PNUM(2:0)
 Determines the number of bits taken from the port number field.
- MNUM(3:0)
 Determines the VCI and VPI ranges depending on the cell header VPI value.

Two translation functions are effective, depending on the cell header VPI(11:0) value compared to the configured parameter MNUM.

In the first case

$$VPI(11,0) < 2^{X} - 1 \quad ; \text{ with } \begin{cases} x = 16 - MNUM & \text{for} \quad MNUM > 0 \\ x = 0 & \text{for} \quad MNUM = 0 \end{cases}$$

the LCI is built by {VPI, VCI, PN} values whereas the VCI range is given by (MNUM - PNUM) bits and the VPI range is given by (16 - MNUM) bits.

Note: Programming MNUM(3:0) = 0 is interpreted as decimal 16.

The following tables provide the possible LCI building patterns for all allowed PNUM and MNUM configurations. The resulting LCI is internally treated in the same way as in the LCI cell header mapping modes, i.e. the two MSBs are checked against the quarter segment configuration that allows for cascading of up to four ABM-P devices.

Note: VPI and VCI cell header field positions that are not mapped into the LCI are checked against '0'. A mismatch is treated as 'invalid LCI' and the cell is discarded.

Data Sheet 51 2001-12-17



0	MNUM 8	15 14 13 12 11 VPI(7:0)	10 9	8 7	6		1 3 CI(7:0)	2	1 0
0	9	VPI(6:0)				VCI((8:0)		
0	10	VPI(5:0)				VCI(9:0	0)		
0	11	VPI(4:0)			VC	CI(10:0)	-,		
0	12	VPI(3:0)			VCI(11:0)			
1	9	VPI(6:0)				VCI(7:0	0)		PN
1	10	VPI(5:0)			V	CI(8:0)	,		PN
1	11	VPI(4:0)			VCI(9:0)			PN
1	12	VPI(3:0)		V	CI(10:	0)			PN
1	13	VPI(2:0)		VCI(11:0)				PN
1	14	VPI(1:0)		VCI(12	:0)				PN
1	15	VPI		VCI(13:0)					PN
1	16		V	CI(14:0)					PN
2	9	VPI(6:0)			٧	CI(6:0)			PN(1:0)
2	10	VPI(5:0)			VCI(PN(1:0)
2	11	VPI(4:0)			'CI(8:0	0)			PN(1:0)
2	12	VPI(3:0)			(9:0)				PN(1:0)
2	13	VPI(2:0)		VCI(10	:0)				PN(1:0)
2	14	VPI(1:0)		VCI(11:0)					PN(1:0)
2	15	VPI		CI(12:0)					PN(1:0)
2	16		VCI(13:0)					PN(1:0)
3	10	VPI(5:0)			'CI(6:0	0)			PN(2:0)
3	11	VPI(4:0)			(7:0)				PN(2:0)
3	12	VPI(3:0)		VCI(8:	0)				PN(2:0)
3	13	VPI(2:0)		VCI(9:0)					PN(2:0)
3	14	VPI(1:0)		CI(10:0)					PN(2:0)
3	15	VPI	VCI(PN(2:0)
3	16		VCI(12:						PN(2:0)
4	10	VPI(5:0)		VCI					(3:0)
4	11	VPI(4:0)		VCI(6:	0)				(3:0)
4	12	VPI(3:0)		VCI(7:0)					(3:0)
4	13 14	VPI(2:0)		CI(8:0)					(3:0)
4		VPI(1:0)	VCI	9:0)				PN(
4 4	15 16	VFI	VCI(10:	U)					(3:0) (3:0)
5	11	\/DI/(4:0\	VCI(11:0)	VCI(5:0)				PN(4:0	
5 5	11 12	VPI(4:0) VPI(3:0)	1/	CI(6:0)				'N(4:0 'N(4:0	
5 5	13	VPI(3:0) VPI(2:0)	VCI					N(4:0	
5 5	14	VPI(2:0) VPI(1:0)	VCI(8:					N(4:0	
5 5	15	VPI(1:0)	VCI(8:0))				N(4:0	
5	16		CI(10:0)					N(4:0	
6	12	VPI(3:0)	VCI	(E·O)			PN())
6	13	VPI(2:0)	VCI(6:0				PN(
6	14	VPI(1:0)	VCI(6.0)			PN(
6	15		/CI(8:0)				PN(
6	16		I(9:0)				PN(
7	13	VPI(2:0)	VCI(5:0)				PN(6:0		
7	14		/CI(6:0)				PN(6:0		
7	15		I(7:0)				PN(6:0		
7	16	VCI(8:	,				PN(6:0		

Figure 3-5 LCI Building Patterns



In the second case

$$VPI(11,0) \ge 2^{X} - 1 \quad ; \text{ with } \begin{cases} x = 16 - MNUM & \text{for } MNUM > 0 \\ x = 0 & \text{for } MNUM = 0 \end{cases}$$

the LCI is built by {VPI, PN} values only whereas the VPI range is given by MNUM bits.

Note: Programming MNUM(3:0) = 0 is interpreted as decimal 16.

The following tables provide the possible LCI building patterns for all PNUM and MNUM configurations. The resulting LCI is internally treated in the same way as in the LCI cell header mapping modes, i.e. the two MSBs are checked against the quarter segment configuration that allows for cascading of up to four ABM-P devices.

Note: VPI cell header field positions that are not mapped into the LCI are checked against '0'. A mismatch is treated as 'invalid LCI' and the cell is discarded.

Note: When QS check is enabled (for cascaded ABM-Ps), the transparent VPCs are handled by the ABM-P with QS=11b. See Register 127 "MODE2" on Page 377.



PNUM MNU	IM 1	5 14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
0 8		1 1	1	1	1	10	1	1	/	ь	Э	4 3 VPI(7:0)			0
0 9		1 1	1	+	1	-	1				V	PI(8:0)			
0 10		1 1	1	1	1	1		<u> </u>			VPI(
0 11		1 1	1	1	1					VI	PI(10:				
0 12	2 1	1 1	1	1							11:0)				
1 9	1	1 1	1	1	1	1	1				VPI(7:0)			PN
1 10		1 1	1	1	1	1					PI(8:0				PN
1 11		1 1	1	1	1						(9:0)				PN
1 12		1 1	1	1						PI(10:	:0)				PN
1 13		1 1	1							11:0)					PN
1 14		1 1							PI(12	:0)					PN PN
1 16		I					1/	VPI(PI(14:							PN
2 9		1 1	1	1	1	1	1	PI(14:	U)	1/	'PI(6:0))		PN(
2 10		1 1	1	1	1	1		<u> </u>		VPI())()		PN(
2 11		1 1	- i -	1	- 	Ė			V	'PI(8:0				PN(
2 12		1 1	1	1						(9:0)	- /			PN(
2 13		1 1	1					VI	기(10					PN(
2 14	4 1	1 1						VPI(11:0)					PN(1:0)
2 15	_	1						PI(12:	0)					PN(
2 16							VPI(13:0)						PN(
3 10		1 1	1	1	1	1				'PI(6:0	0)			N(2:0	
3 11		1 1	1_	1	1					(7:0)				N(2:0	
3 12		1 1	1	1				VPI	PI(8:	0)				N(2:0 N(2:0	
3 13		<u> </u>					1/	VPI(PI(10:						N(2:0	
3 15		1						11:0)	0)					N(2:0	/
3 16						V	PI(12							N(2:0	
4 10		1 1	1	1	1	1	.,,,,_	.07	VPI	(5:0)				(3:0)	,
4 11	1 7	1 1	1	1	1			V	PI(6:					3:0)	
4 12		1 1	1	1				VPI((7:0)				PN((3:0)	
4 13		1 1	1					'PI(8:0	0)					(3:0)	
4 14		1 1						(9:0)						(3:0)	
4 15		1					PI(10							(3:0)	
4 16		, ,				VPI(11:0)		(5.0)					(3:0)	
5 11 5 12		1 1 1 1	1	1	1		Α.	VPI(PI(6:0					N(4:0		
5 13		<u> </u>	1	-				(7:0)	J)				N(4:0		
5 14		1 1				V	VFI PI(8:						N(4:0		
5 15		1					(9:0)	~/					N(4:0		
5 16					V	PI(10							N(4:0		
6 12	2 1	1 1	1	1				(5:0)				PN(_		
6 13		1 1	1				/PI(6:					PN(5:0)		
6 14	_	1 1				VPI	(7:0)					PN(
6 15		1				/PI(8:	0)					PN(
6 16					VPI	(9:0)						PN(
7 13		1 1	1				(5:0)					PN(6:0			
7 14		1 1				/PI(6:	0)					PN(6:0			
7 15		1				(7:0)						PN(6:0			
/ 10	,			V	PI(8:	U)						PN(6:0	")		

Figure 3-6 LCI Building Patterns (VPI only)



3.2.6 Queue Congestion Indication Unit

Some system implementations are based on in-system flow control mechanisms that require congestion indication information from the downstream queues on a per queue basis (i.e. typically per connection). As an example, a traffic management optimized IP over ATM implementation requires a control link between the ATM traffic management and the packet scheduling unit.

Queue status information (e.g. the queue length) can generally be obtained by reading the Queue Configuration Table (QCT). For a large number of queues (e.g. 8k) and typical time constraints of control loop mechanisms, a software based queue monitoring is not feasible.

The Queue Congestion Indication interface (QCI) is a serial interface providing a bit-pattern with queue-specific threshold exceed information. Each bit represents the queue number corresponding to the bit position. A '1' means congestion, i.e. the queue-specific threshold is currently exceeded. The bit-pattern is generated with minimum HDLC framing and can be limited to 1024, 2048, 4096 or 8192 bits payload, depending on the number of queues that need to be monitored.

Global configuration of the QCI unit is performed in register "DQCIC" on Page 229. The queue specific thresholds are programmed in table QCIT via transfer register "QCIT" on Page 287.

3.2.7 Clocking System

The clocking system of the ABM-P distinguishes the core clock, the ERC clock, and the UTOPIA Interfaces whereas each UTOPIA Interface and direction (transmit/receive) is clocked independently, as shown in **Figure 3-7**.

The ERC clock can be derived internally from either the SYSCLK signal or the internal core clock. Programmable DPLLs allow for a wide range of external clocks to derive the required core clocks.

In addition to the major clock domains, the serial QCI Interface is also clocked independently.



3.2.7.1 Clocking System Overview




Figure 3-7 Clocking System Overview

3.2.7.2 DPLL Programming

DPLL1 and DPLL2 are identical function blocks with identical programming interfaces. The DPLL features two factors programmed by parameters **m** and **n** in register "PLL1CONF" on Page 341 and "PLL2CONF" on Page 343 respectively:



$$f_1 = f_{in}/(m+1)$$
 ; $f_2 = f_{in} \times \frac{n+1}{m+1}$




Figure 3-8 DPLL Structure

The division factor determined by \mathbf{m} must be chosen such that intermediate frequency f_1 is in the range 2..15 MHz based on the input frequency at signal 'SYSCLK'.

The multiplication factor determined by \mathbf{n} must be chosen such that intermediate frequency \mathbf{f}_2 is equal or twice the final value in case of DPLL2 and twice or four times the final value in case of DPLL1.

Finally, the division by the two factors (f_1,f_2) may be enabled in case of DPLL2 and one or two divisions by the two factors (f_1,f_2) may be enabled in case of DPLL1 to achieve the final clock frequency.

When choosing the factors **m** and **n**, two conditions must be met:

- n=1..24: f₁ must be in a range of 5..15 MHz n=25..63: f₁ must be in a range of 2..6 MHz
- f₂ must be in a range of 100 to 200 MHz

3.2.7.3 Programming Example

The following numbers are assumed for this example:

- ABM-P internal core clock: 52 MHz
- ABM-P ERC clock: 60 MHz
- Clock supply: 52 MHz at signal SYSCLK



In this example, signal SYSCLKSEL must be connected to V_{SS} to connect the internal core clock to the DPLL1 output. Signal ERCCLKSEL must be connected to V_{SS} to connect the alternative ERC clock to the DPLL2 output. Signal ERCFREQSEL must be connected to V_{DD} to connect the internal ERC core clock to the alternative ERC clock (which is DPLL2 output in this example). (Please refer to **Figure 3-7**)

DPLL1 Programming

A reasonable value for parameter M1 in register "PLL1CONF" on Page 341 is M1 = 12 which results in

$$f_1 = 52 \text{ MHz} / (12 + 1) = 4 \text{ MHz}.$$

Now a possible value for parameter N1 is N1 = 25 which results in

$$f_2 = 4 \text{ MHz} * (25 + 1) = 104 \text{ MHz}.$$

To achieve the 52 MHz core clock division factor 1 shall be enabled.

Thus, for this example the value 3B19_H must be programmed to register PLL1CONF.

The conditions given above are met because f_1 =4 MHz is in the range of 2..6 MHz (n=25) and f_2 =104 MHz is between 100 and 200 MHz.

Note: Multiple combinations of parameters are possible to achieve a 52 MHz clock in this example.

DPLL2 Programming

A reasonable value for parameter M2 in register "PLL2CONF" on Page 343 is M2 = 12 which results in

$$f_1 = 52 \text{ MHz} / (12 + 1) = 4 \text{ MHz}.$$

Now a possible value for parameter N2 is N2 = 29 which results in

$$f_2 = 4 \text{ MHz} * (29 + 1) = 120 \text{ MHz}.$$

The division factor shall be enabled to maintain the 60 MHz clock frequency.

Thus for this example the value 3B1D_H must be programmed to register PLL2CONF.

The conditions given above are met because f_1 =4 MHz is in the range of 2..6 MHz (n=29) and f_2 =120 MHz is between 100 and 200 MHz.

Note: Multiple combinations of parameters are possible to achieve a 60 MHz clock in this example.

3.2.7.4 Initialization Phase

After power-on reset, both DPLLs are in bypass mode which means that signal 'SYSCLK' is directly feeding the internal core clock and internal ERC core clock. After basic configuration of at least the DPLL configuration registers, the bypass can be disabled which will make a glitch-free adjustment of the internal clocks to the selected frequency.

Data Sheet 58 2001-12-17



3.2.8 Reset System

The ABM-P provides three different reset sources, as shown in Figure 3-9. The hardware signal RESET affects the entire device. The self-clearing software reset bit 'SWRES' in register "MODE1" on Page 373 also affects the entire device. The software reset bit 'ERCSWRES' in register "MODE1" on Page 373 affects only the ERC unit. This bit is not self-clearing and allows the entire ERC unit to be kept in reset state while the rest of the device is working.

Hardware reset as well as software reset bit 'SWRES' completely initialize the device into power-on reset state.




Figure 3-9 Reset System Overview

Note: Initialization of external and internal RAM must be started by software via command bits 'INITRAM' and 'INITSDRAM' in register "MODE1" on Page 373 following the device reset.



3.3 System Integration

The ABM-P has two operational modes: Bi-directional mode and Uni-directional mode. The directional terminology for the modes refers to the usage of the ABM-P cores, not to the connections. The connections are bi-directional in all cases. In Bi-directional mode, one ABM-P core is used exclusively for the cells of a connection in the upstream direction and the other core exclusively handles cells of the same connection in the downstream direction. In Uni-directional mode, only one core always will be used to handle the cells of a connection both in up- and downstream direction. The two basic applications for these modes are the switch port line card application and the miniswitch, respectively.

On a typical switch port line card, both the upstream and downstream cell flow pass through the same ABM-P device. One ABM-P core is used for each direction as shown in **Figure 3-10**.




Figure 3-10 ABM-P in Bi-directional Mode

The ABM-P assumes that all connections are set up bi-directionally with the same Local Connection Identifier (LCI) in both directions. In the Infineon ATM chip set environment, the LCI is provided by the PXB 4350 E ALP and contains VPI, VCI, and PHY information. If the ABM-P is not used with the ALP, it can extract the LCI from VPI or VCI fields or generate the LCI by using the internal Address Reduction Circuit (ARC).

In a mini-switch application, the total throughput at 51.84 MHz is 687 Mbit/s. Only the UTOPIA Receive and Transmit interfaces at the PHY-side are active. Both ABM-P cores are selected from the multiplexer options shown in **Figure 3-11**. Each cell is forwarded to both ABM-P cores and the LCI table entry for the connection determines which of the



two cores accepts the cell. The other core ignores it. Thus, each cell is stored and queued in one of the two cores. The cell streams of both cores are multiplexed together at the output. In normal operation, the schedulers are programmed such that the sum of all output rates does not exceed the maximum rate supported by the UTOPIA transmit interface. However, bandwidth overbooking of the interface is also possible, resulting in backpressure towards the respective ABM-P core.




Figure 3-11 ABM-P in Uni-directional Mode Using both Cores

If the resources of one core are sufficient, the downstream core can be deactivated (see Figure 3-12). This reduces power consumption and allows omission of the external downstream SDRAM. It also permits the SSRAM to be smaller (see below).






Figure 3-12 ABM-P in Uni-directional Mode Using one Core

3.3.1 LCI Translation in Mini-Switch Configurations

In Uni-directional applications, the ABM-P can be programmed to make a minimum header translation. This is necessary in a Mini-Switch configuration as both the forward and backward direction of a connection traverse the devices in the same direction. The OAM functions in the Infineon ALP (PXB 4350) or AOP (PXB 4340) devices need the same LCI for forward and backward direction of a connection.

This is clarified by the example shown in Figure 3-13 in which a connection is set up from PHY₁ to PHY₂. VPI/VCI₁ is the identifier on the transmission line where PHY₁ is connected. The terminal sends ATM cells with this identifier and expects cells in the backward direction from PHY₂ with the same identifier. The ALP in the upstream direction translates VPI/VCI₁ into LCI₁, the unique local identifier for this connection in the upstream direction. Similarly, for the backward connection from PHY₂ to PHY₁, the ALP receives ATM cells from PHY₂ with the identifier VPI/VCI₂ and translates them into LCI₂.






Figure 3-13 Connection Identifiers in Mini-Switch Configuration

For minimum complexity, the header translation of the ABM-P is done by inverting the Least Significant Bit (LSB) of the LCI. This measure divides the available LCI range into two parts: odd LCI values for forward connections and even LCI values for backward connections (or vice-versa). That is, it reduces the available number of connection identifiers to 8192, because two LCI values are used per connection.

This is not a restriction in the case of arbitrary address reduction modes as, for example, when the ALP chip is used with the CAME chip (PXB 4360), as ATM connections are always set up bi-directionally with the same VPI/VCI in both directions of a link.

Refer to Register 126 "MODE1" on Page 373 for the configuration of the bi-directional and uni-directional mode, the enabling of the LCI toggling, as well as the deactivation of the downstream core.

Note: In case of fixed address reduction, as, for example, when using the ALP with the built-in Address Reduction Circuit (ARC), the usable LCI range may be seriously restricted, depending on the PHY configuration.



3.4 Buffer Manager and Queue Scheduler Details

This section provides more detailed information about buffering (cell acceptance) and scheduling (cell emission) functions.




Figure 3-14 Cell Acceptance and Scheduling



3.4.1 Buffer Manager

3.4.1.1 Functional Overview

The basic function of the Buffer Manager (BM) is to decide whether an arriving cell is granted access to the shared buffer or is discarded. This is done by running the Cell Acceptance Algorithm (CAA) (see **Chapter 3.4.1.7**). The buffer manager tables accessed by the CAA are summarized in **Figure 3-15**.




Figure 3-15 Buffer Manager Tables

More generally, the buffer manager allocates the buffer resources needed to fulfill the specific service guarantees of individual connections.

In a first step when receiving a cell, the Local Connection Identifier (LCI) that was previously assigned by the Header Translation (see **Figure 3-13**), is mapped to a corresponding Queue Identifier (QID). The QID represents the logical queue in which the cell will be stored upon acceptance and serves as an index for subsequent table lookups. In particular, the Scheduler Block and the Traffic Class of the received cell is identified with the Scheduler Block Identifier (SBID) and the Traffic Class Identifier (TCID) respectively.

With any incoming cell, the Cell Acceptance Algorithm (CAA) can access the current buffer status information containing counters, thresholds and flags. Based on this data, the cell is either discarded or accepted. The respective counters are updated appropriately.



Under normal operation conditions, once a cell is accepted by the CAA, it will be emitted at a time. The only reason for cell discard after cell acceptance is queue disabling. The cell itself is stored in the external cell store RAM. The logical queue is a linked list of pointers to the cell store RAM providing a FIFO ordering.

3.4.1.2 Logical Buffer Views

The ABM-P Cell Buffer is structured by the Buffer Manager into the following major logical views:

- Global Buffer.
- · Logical Queues,
- · Scheduler Blocks.
- Traffic Classes.

Each view is characterized by attributes, state variables (e.g. occupancy counters), and programmable thresholds.

3.4.1.2.1 Global Buffer

A total amount of 262,140 cells can be stored per direction in the global cell buffer. Depending on the particular threshold configuration, global buffer space can be exclusively reserved or shared among different logical queues, scheduler blocks or traffic classes and the individual connections assigned to them.

3.4.1.2.2 Logical Queues

The concept of logical queues is implemented to provide isolation between connections or groups of connections sharing the global buffer. Strict per VC queueing is achieved by exclusively assigning connections to logical queues. However, it is also possible to assign more than one connection to a particular logical queue.

A total of 8192 logical queues is provided per direction, with QIDs ranging from 0 to 8191. QID 0 is reserved for the common real-time (CRT) bypass queue. It may be used for real-time traffic in case of an unstructured ABM-P output, as e.g. in input buffered switches and also for cascading multiple ABM-Ps. The common real-time bypass is programmed as a rate limited queue. **Section 3.4.2.1** provides scheduling related details.

3.4.1.2.3 Scheduler Blocks

From a buffer manager perspective, Scheduler Blocks (SB) can be conceived as a grouping of logical queues sharing the bandwidth provided by the configured SB rate. Each logical queue, except the common real-time (CRT) bypass (QID=0), is unambiguously assigned to a scheduler block.

A total of 128 Scheduler Blocks is provided per direction.



Scheduler Blocks are usually assigned to ports, logical channels, or limited terminated VPCs, providing the necessary rate adaptation. **Section 3.4.3** provides the details.

SB occupancy thresholds are provided for buffer protection in case of SB overload.

3.4.1.2.4 Traffic Classes

The concept of traffic classes is introduced to provide a logical grouping of queues with common properties, defined by a set of parameters. Each logical queue is unambiguously assigned to a traffic class and inherits the thresholds and flags defined therein.

The Buffer Manager supports up to 16 distinct parameter sets for traffic classes in the Traffic Class Table (TCT). Each parameter set includes thresholds and flags as listed in **Chapter 3.4.1.3**.

Figure 3-16 shows the independent assignment connections to queues and of queues to traffic classes and schedulers.




Figure 3-16 Queue Assignment to Traffic Classes and Scheduler Blocks

Traffic classes are the principal buffer management concept for Quality of Service (QoS) differentiation. They are not pre-defined or fixed to the standard ATM service categories. This allows for configuration of generic or new services (e.g. DiffServ Per Hop Behaviors (PHB) as defined by the IETF). Along with the queue scheduler concept of scheduler blocks (see Section 3.4.2.2), a wide range of QoS objectives can be met.



3.4.1.3 Threshold Classification

The different threshold types are listed in **Table 3-17**. In this section, each classification includes a short description.

3.4.1.3.1 Discard Thresholds

Discard thresholds are used by the Cell Acceptance Algorithm (see **Chapter 3.4.1.7**). The CAA is invoked every time a cell arrives and calculates a truth value from individual discard conditions.

A discard condition is an expression involving thresholds, counters, flags, parameters, and state variables that renders a truth value as result. Several basic discard conditions can be combined to implement more advanced discard mechanisms (see Chapter 3.4.1.6).

Basic Discard Conditions

The simplest discard condition is the comparison of an occupancy counter with a threshold. A common classification of discard conditions includes:

- Maximum
 - A discard condition is classified as <u>Maximum Fill</u> if it is independent of the CLP transparency flag or if the CLP transparency flag is set to 1.
- CLP1
 - A discard condition is classified as <u>CLP1</u> if it is dependent on the setting of the CLP transparency flag to 0.
- Packet
 - A discard condition refers to a packet if it is dependent on the setting of EPDen = 1 or PPDen = 1.

A particular threshold can participate in several discard conditions. In the ABM-P, it is quite common to use a threshold in both maximum fill and packet discard conditions. Refer to **Table 3-17**.

Discard Control Parameters

Besides the simple comparison of a threshold value to a counter, several flags and variables are combined to provide more complex discard conditions.

- CLP1DIS
 - CLP1 thresholds are only enabled if the number of CLP1 cells in the SB, counted by SBOccLP is greater or equal to CLP1DIS. To enable CLP1 thresholds unconditionally, this threshold must be set to 0 in **Register 19 "CLP1DIS" on Page 218**.
- MinBG

This queue-specific threshold <u>disables</u> discard when the QueueLength counter is lower than MinBG. The description of the minimum buffer guarantee in **Section 3.4.1.6.4** provides the details.



DH

Delta Hysteresis is a traffic class specific factor applied to all maximum thresholds. The description of the hysteresis mechanism in **Section 3.4.1.6.5** provides the details

3.4.1.3.2 Congestion Indication Thresholds

Congestion indication thresholds are provided to support external flow control algorithms.

- ABR Congestion Indication
 - Some thresholds are used to indicate congestion to ABR connections (ABRen='1') on a global buffer, scheduler and queue basis. By exceeding one or a combination of these thresholds EFCI bits of user cells and NI and CI bits of RM cells are set appropriately. NI is set in a slightly congested situation. NI and CI are set in a heavy congested situation. Chapter 3.5.1 provides the details on the ABR support.
- SB Congestion Indication
 - If the scheduler low and high priority buffer occupation exceeds the respective thresholds the corresponding threshold crossing indication bits for these scheduler blocks are set to '1'. The indication is used for the support of dynamic bandwidth allocation (DBA) protocols. **Chapter 3.4.1.8** provides the details on DBA support.
- Queue Congestion Indication
 These per queue thresholds generate a queue specific congestion indication that is provided to the QCI interface and translated into a serial bit pattern to be processed by external devices (downstream only).

3.4.1.3.3 Backpressure Thresholds

UTOPIA Backpressure Thresholds

These thresholds (four in upstream and four in downstream direction) are global thresholds with respect to the cell buffer fill level and result in backpressure of specific port groups of the respective UTOPIA <u>receive</u> interface.

3.4.1.4 Counter Classification

The ABM-P Buffer Manager contains the following counter types

- Occupancy Counters
 - These counters reflect the current buffer state and are basic elements in discard, congestion indication and backpressure mechanisms.
- Statistics Counters
 - These counters are used for measurements and statistics. Refer also to Chapter 3.4.1.9.



3.4.1.5 Threshold and Occupancy Counter Overview

Table 3-17 summarizes thresholds and occupancy counters used by the Cell Acceptance Algorithm. The thresholds are grouped by logical buffer view. For each arriving cell, all conditions in this table are checked. Several thresholds may be exceeded at the same time. Therefore, the table is not a truth table.

Table 3-17 Threshold and Occupancy Counter Table

Logical Buffer View	_	Threshold	Related Threshold Type Counter		ity	TCT3 Control Flags				js	LCI Table	CRT Queue	Affected Cells
Logical	Location				Granularity	ABRen	EPDen	PPDen	GFRen	품	CLPT	2	CLP
	Reg 16	BufMax	BufferOcc	Maximum	4	х	х	х	х	n	х	х	х
				PPD	4	х	х	1	х	n	х	х	0/1
	тсто	BufMaxNg	BufferOccNg	Maximum	1024	х	х	х	х	у	х	х	0/1
				PPD 1)	1024	х	х	1	х	n	х	х	0/1
	тсто	BufEPDNg	BufferOccNg	EPD	1024	х	1	х	0	n	х	х	0/1
fer				GFR	1024	х	1	х	1	n	х	х	0/1
Buf	TCT1	BufCiCLP1	BufferOccNg	CLP1	1024	0	0	х	х	n	0	х	1
Global Buffer				PPD	1024	0	0	1	х	n	0	х	1
ਰੌ				EPD	1024	0	1	х	х	n	0	х	1
				ABR CI	1024	1	х	х	х	n	х	х	1/0
	Reg 21	UBTH0	BufferOccNg	UTOPIA	4	х	х	х	х	n	х	х	х
	Reg 22	UBTH1		backpressure	4	х	х	х	х	n	х	х	х
	Reg 23	UBTH2			4	х	х	х	х	n	х	х	х
	Reg 24	UBTH3			4	х	х	х	х	n	х	х	x



Table 3-17 Threshold and Occupancy Counter Table (cont'd)

Logical Buffer View		Threshold	Related Occupancy Counter	Threshold Type	rity	С	rol	LCI Table	CRT Queue	Affected Cells			
Logical	Location				Granularity	ABRen	EPDen	PPDen	GFRen	Н	CLPT	2	CLP
	тст3	SBMax	SBOccNg	Maximum	1024	х	0	х	х	у	0	0	0/1
				PPD	1024	х	0	1	х	n	х	0	0/1
			EPD	1024	х	1	х	0	n	х	0	0/1	
				GFR	1024	х	1	х	1	n	х	0	0/1
×	TCT2	SBCiCLP1	SBOccNg	CLP1	64	0	0	х	х	n	0	0	1
Bloc				PPD	64	0	0	1	х	n	х	0	1
<u>Je</u>				EPD	64	0	1	х	х	n	х	0	1
Scheduler Block				ABR CI	64	1	х	х	х	n	х	0	0/1
Sc	Reg 19	CLP1DIS	SBOccLP	Control	64	х	х	х	х	n	х	0	1
	Reg 31	DSBT1	SBOccLP,	SB CI	16	х	х	х	х	n	х	0	0
	Reg 32	DSBT2	SBOccHP, SBOccLPd		16	х	х	х	х	n	х	0	for HP,
	Reg 33	DSBT3	020002. 4		16	х	х	х	х	n	х	0	1
	Reg 34	DSBT4			16	x	х	х	х	n	х	0	for LP
SS	тст3	TrafClassMax	TrafClassOccNg	Maximum	1024	х	0	х	х	у	х	х	0/1
Traffic Class				PPD	1024	х	0	1	х	n	х	х	0/1
affic				EPD	1024	х	1	х	0	n	х	х	0/1
Ë				GFR	1024	х	1	х	1	n	х	х	0/1
	Fixed	QueueLimit	QueueLength	Maximum	1	х	х	х	х	n	х	х	0/1
		(16383)		PPD	1	х	х	1	х	n	х	х	0/1
	TCT1	QueueMax	QueueLength	Maximum	64	х	0	х	х	у	х	х	0/1
				PPD	64	х	0	1	х	n	х	х	0/1
Φ				EPD	64	х	1	х	х	n	х	х	0/1
Quene				GFR	64	х	1	х	1	n	х	х	0/1
ď	тсто	QueueCiCLP1	QueueLength	CLP1	4	0	0	х	х	n	0	х	1
				PPD	4	0	0	1	х	n	х	х	1
				EPD	4	0	1	х	х	n	1	х	1
				ABR CI	4	1	х	х	х	n	х	х	0/1
	QCT2	MinBG	QueueLenath	Control	1, 8	х	х	х	х	n	х	х	0/1

¹⁾ Not a true PPD threshold because the last cell of the packet is also discarded when BufMaxNg is exceeded.



Note: The flags in columns "TCT3 enabling flags" indicate the traffic class settings required to make the threshold effective during cell acceptance algorithm for a cell (connection) determined to belong to that traffic class. An 'x' means don't care, i.e. the flag has no effect on the threshold. The same applies to flag "CLPT" which is a connection specific setting in the LCI table. The column "affected cells" indicates whether the threshold affects CLP0, CLP1 or all cells.

Note: The thresholds and counters shown above are available in both the upstream and the downstream ABM-P core. In case of registers, the variable name is prefixed with U for upstream and D for downstream in the register tables of **Chapter 7**.

3.4.1.6 Discard Mechanisms and Buffer Reservation

Each arriving cell is classified by determination of its QID, SBID, and TCID.

The discard mechanisms available in the ABM-P Buffer Manager are based on occupancy counters and the programmable thresholds described in **Chapter 3.4.1.3** and **Chapter 3.4.1.4**.

3.4.1.6.1 Maximum Fill Discard

A maximum fill discard occurs if the cell counter exceeds the related maximum fill threshold at cell arrival.

The following maximum fill thresholds are available:

BufMax, and QueueLimit are determined by physical limits.

BufMaxNg, SBMax, TrafClassMax, QueueMax are configured per traffic class.

3.4.1.6.2 Selective CLP1 Discard

Selective discard is based on the CLP marking found in the arriving cells and is enabled by the CLP transparency flag (CLPT) stored <u>per connection</u> in the LCI table.

In cell discard mode, the mechanism triggers tail drop for CLP=1 cells only. In this mode, the mechanism is used to limit the buffer space provided for the non-guaranteed part of VBR 2/.3 traffic.

In packet discard mode, the mechanism triggers EPD for CLP=1 frames only. According to the GFR conformance definition, a CLP1 frame is assumed when the first cell of the frame is a CLP1 cell. In this mode, the mechanism is used mainly for the GFR service.

The following discard thresholds are available to control selective CLP1 discard:

BufCiCLP1, SBCiCLP1, QueueCiCLP1.

Note: There is no selective CLP1 discard threshold available for the traffic class view.



3.4.1.6.3 Packet Discard

Packet discard mechanisms rely on the AAL5 End Of Packet (EOP) indication in the PTI field of the cell header. The ABM-P implements two packet discard mechanisms:

- Early Packet Discard (EPD)
- · Partial Packet Discard (PPD).

Packet discard can be enabled individually <u>per traffic class</u> by setting the flags EPDen and PPDen in the TCT respectively. The dynamic status of an ongoing packet discard is stored <u>per connection</u> in the fields LastCellOfPacket, DiscardPacket and DiscardRestOfPacket in the LCI table.

Both mechanisms are provided to avoid or reduce the volume in the transmission of corrupted packets and therefore improve utilization of buffer and bandwidth resources.

Early Packet Discard (EPD)

The Early Packet Discard (EPD) mechanism drops all cells of a packet if it decides to drop the first cell of that packet. In packet discard mode, if at cell arrival the related cell counter exceeds this threshold, and the flag LastCellOfPacket is enabled in the LCI table, indicating that the arriving cell is the first cell of a packet, then the cell is discarded and the flag DiscardPacket is enabled in the LCI table. All subsequently arriving cells of the packet are discarded without taking into consideration the cell counter.

EPD may only be applied to non real-time connections. The mechanism is enabled by the software configurable flag EPDen, specified per traffic class in the TCT.

The Buffer Manager attempts not to corrupt a packet, once it has accepted the first cell. This means that for EPDen=1, the maximum thresholds TrafClassMax, SBMax and QueueMax are disabled for the rest of the packet. Only the thresholds BufMax, BufMaxNg and QueueLimit can corrupt an accepted packet.

Partial Packet Discard (PPD)

Under the rare circumstances described at the end of the previous section, it may happen that a cell is discarded from within a packet although the EPD algorithm has accepted it. In this case it is meaningful to discard also all following cells of the packet. However, the last cell of a partially discarded packet should be buffered if possible, since the reassemble mechanism at the receiver is triggered by the last cells of user data packets. This mechanism is referred to as Partial Packet Discard (PPD).

In packet discard mode, if at cell arrival the related cell counter exceeds this threshold, and the exceeding cell is not an end of packet or an OAM cell, then the cell is discarded and the flag DiscardRestOfPacket is enabled in the LCI table. All subsequently arriving cells of the packet, excluding the last cell of the packet, are discarded without taking into consideration the cell counter.



PPD may only be applied to non real-time connections. The mechanism is enabled by the software configurable flag PPDen, specified per traffic class in the TCT.

Note: EPD/PPD functionality is offered by the ABM-P on a per VC basis. Hence, these functions can be supported also for connections sharing a queue.

Note: Cell discarding due to EPD and PPD does not apply to non-user cells, e.g. an OAM cell within a packet is not discarded.

GFR Packet Discard

The EPD mechanism in combination with the flag <u>GFRen</u> is used to support the GFR service. GFR packet discard works only in conjunction with EPDen = 1 and discards only a well defined subset of the packets normally eligible for EPD.

In particular, when EPDen = 1 and GFRen = 1, a packet is discarded only if:

[(BufEPDNg or SBMax or TrafClassMax) and QueueMax] or

any of the EPD CLP1 thresholds is exceeded.

GFRen and PPDen are independent. GFRen has no influence on PPD and PPDen has no influence on GFR.

GFRen has no influence on the discard of CLP=1 frames. Therefore there is no difference between EPD and GFR packet discard regarding CLP=1 frames.

3.4.1.6.4 Minimum Buffer Reservation

A minimum buffer reservation is provided on a <u>per queue</u> basis by setting parameter MinBG. As long as the queue length has not reached this value, an incoming cell can be stored without further checks, except the queue threshold checks. When the MinBG limit is exceeded, the Cell Acceptance Algorithm checks if buffer space is available in the non guaranteed buffer space.






Figure 3-18 Buffer Management with per Queue Minimum Buffer Reservation

For all traffic classes, the threshold BufMaxNg must be adjusted appropriately, such that, if LQ is the set of logical queues allocated so far, then:

$$BufMax - BufMaxNg \geq \sum_{\forall i \in LQ} MinBG_i$$

Although the ABM-P in principle has the knowledge of all programmed guaranteed minimum queue sizes, it does not perform the summation for complexity reasons.

Refer to Register 45 "QCT2" on Page 264 for the programming of minimum buffer reservation thresholds. If the condition in the formula above is not fulfilled, then error condition BCFGE occurs and is signalled in Register 115 "ISRU" on Page 356 or Register 116 "ISRU" on Page 359 respectively.

3.4.1.6.5 Hysteresis for Maximum Thresholds

Hysteresis is an optional feature for the maximum thresholds BufMaxNg, SBMax, TrafClassMax, and QueueMax in cell discard mode. Hysteresis means that cell discard starts when any of the maximum thresholds mentioned above (referred to as TH for convenience) is exceeded and continues until the level falls below a threshold TL that is considerably lower than TH.

A hysteresis control parameter DH_i is provided per traffic class i. It is used to calculate the low threshold TL_i from a given high threshold TH_i according to:



 $TL_i = TH_i - (TH_i > [DH_i + 1])$, with DH_i ranging from 1 to 7.

DH_i=0 disables the feature. "DH" on Page 253 provides the programming details.

An example for the hysteresis mechanism is shown in Figure 3-19 below.

When TH is exceeded, a <u>connection specific</u> discard flag is set which is cleared again when the buffer fill falls below TL. This flag is used by the cell acceptance algorithm to differentiate between accept state and discard state.




Figure 3-19 Buffer Threshold with Hysteresis

Hysteresis is not used with packet discard and CLP1 discard thresholds.

Hysteresis avoids oscillation effects when the buffer fill is just stable at a certain value and this value just coincides with a certain threshold. A stable buffer fill occurs when input and output flow of the buffer are equal. However, due to cell clumping effects the fill value will vary with a cell jitter in the range 10..100 cells. The hysteresis threshold difference should be larger than the jitter.

3.4.1.7 Cell Acceptance Algorithm

The following pseudo-code provides the cell acceptance algorithm of the ABM-P based on the parameter set listed in **Chapter 3.4.1.3**.

3.4.1.7.1 Discard Conditions



Data Sheet 76 2001-12-17



```
ExceedMaxBuffer =
                   (BufferOcc = BufMax)
ExceedMaxGlobal = (BufferOccNg >= BufMaxNg)
ExceedEpdGlobal = (BufferOccNg >= BufEPDNg)
ExceedMaxSB =
                    (SBOccNg >= SBMax) AND (QID != 0)
ExceedMaxTrafClass = (TrafClassOccNq >= TrafClassMax)
ExceedMaxQueueLimit= (QueueLength = QueueLimit)
                   (QueueLength >= QueueMax)
ExceedMaxQueue =
/**** Basic CLP1 conditions ********************************/
ActiveCLP1 =
                    (CLP=1) AND (CLPT = FALSE) AND (ABRen = FALSE)
ExceedCLP1Global = (BufferOccNq >= BufCiCLP1) AND ActiveCLP1
                    (SBOccNg >= SBCiCLP1) AND (QID != 0) AND ActiveCLP1
ExceedCLP1SB =
ExceedCLP1Queue =
                    (QueueLength >= QueueCiCLP1) AND ActiveCLP1
/**** Basic reservation conditions *******************/
ExceedMinBG =
                    (OueueLength >= MinBG)
ExceedCLP1DIS =
                    (SBOccLP >= CLP1DIS) OR (QID = 0)
/**** Derived conditions *******************************/
ExceedMaxNg =
                    ExceedMinBG AND {[
                    (EPDen = FALSE) AND (
                    ExceedMaxTrafClass OR ExceedMaxSB OR ExceedMaxOueue
                    ] OR ExceedMaxGlobal }
                    ExceedMinBG AND [
ExceedEpd =
                    ExceedEpdGlobal OR ExceedMaxTrafClass OR ExceedMaxSB
                    ExceedCLP1DIS AND {[
ExceedEpdCLP1 =
                    ExceedMinBG AND (ExceedCLP1Global OR ExceedCLP1SB)
                    1
                    OR ExceedCLP1Queue }
ExceedCLP1 =
                    ExceedEpdCLP1 AND (EPDen = FALSE)
```

3.4.1.7.2 EPD Algorithm

Based on the variables set by the EPD support parts of the threshold exceed algorithm and queue specific variables, the EPD algorithm decides upon the acceptance of a packet.



```
ExceedEpdCLP1
THEN DiscardPacket = TRUE
ELSE DiscardPacket = FALSE

ELSE Do nothing

IF EPDen AND UserToUserCell AND DiscardPacket
THEN CellAcceptedByEPD = FALSE
ELSE CellAcceptedByEPD = TRUE

LastCellOfPacket = UserToUserCell AND EndOfPacket
```

3.4.1.7.3 PPD Algorithm

If the PPD algorithm is applied, the last cell of a corrupted packet should be accepted.

3.4.1.7.4 Hysteresis Algorithm

```
For any threshold TH:Delta(TH) = TH - TH/2**[DH + 1] with DH in 1..7
FillBelowHyst =
                     (ExceedMinBG = FALSE) OR (DH = 0) OR [
                     (BufferOccNq < Delta(BufMaxNq)) AND
                     ((SBOccNg < Delta(SBMax)) OR (QID = 0)) AND
                     (TrafClassOccNg < Delta(TrafClassMax)) AND
                     (QueueLength >= Delta(QueueMax)) ]
       UserToUserCell AND (PPDen = FALSE) AND FillBelowHyst
ΤF
THEN
       DiscardRestOfPacket = FALSE
       UserToUserCell AND (PPDen = FALSE) AND DiscardRestOfPacket
ΙF
       CellAcceptedByHyst = FALSE
THEN
       CellAcceptedByHyst = TRUE
ELSE
```

3.4.1.7.5 Overall Cell Acceptance Algorithm

The overall decision whether an arriving cell is buffered is based on the results of the previous algorithms. The arriving cell can only be accepted if all algorithms would accept the cell and if buffer space is available. To obtain the overall decision whether a correctly received cell is finally buffered the following algorithm applies:



```
ΤF
        (ExceedMaxBuffer = FALSE) AND
        (ExceedMaxOueueLimit = FALSE) AND
        (ExceedMaxNg = FALSE) AND
        (ExceedCLP1 = FALSE) AND
        (CellAcceptedByEPD = TRUE) AND
        (CellAcceptedByPPD = TRUE) AND
        (CellAcceptedByHyst = TRUE)
       BufferIncomingCell
THEN
ELSE
       DiscardIncomingCell
             PPDen AND UserToUserCell AND (EndOfPacket = FALSE)
       THEN DiscardRestOfPacket = TRUE
             PPDen = FALSE AND UserToUserCell AND ExceedMaxNq
       THEN DiscardRestOfPacket = TRUE
```

3.4.1.7.6 ABR Congestion Indication Support

```
ExceedCiGlobal = (BufferOccNg >= BufCiCLP1)
ExceedCiSB = [(SBOccNg >= SBCiCLP1) AND (QID != 0)]
ExceedCiQueue = (QueueLength >= QueueCiCLP1)
```

See Figure 4-9 for an example of threshold configuration.

3.4.1.8 SB Congestion Indication Mechanism

The SB congestion indication mechanism is provided to support external flow control based on Dynamic Bandwidth Allocation (DBA) algorithms. These algorithms allocate bandwidth in aggregates often referred to as pipes. Several pipes are assumed to compete for bandwidth on a shared resource bottleneck. The demand for bandwidth of each individual pipe is monitored and a corresponding share of the resource is dynamically allocated to the pipe. Several variants of this algorithm have been reported, supporting fairness and QoS requirements across the bottleneck. Examples of DBA applications are

- Internal flow control across switching fabrics in an input/output buffered switch
- Point-to-multipoint traffic aggregation, e.g. in an ATM Passive Optical Network (APON) scenario

In the context of the ABM-P, a pipe is implemented by a scheduler block. Remember that the SB rate can be changed flexibly, on the fly. In order to monitor the congestion in an SB, a set of four congestion indication thresholds have been defined per SB. The crossing of these thresholds is indicated in a bitmap which can be accessed externally.



Refer to "Upstream/Downstream DBA Scheduler Block Threshold Register 1" on Page 231 for the configuration of the thresholds and "DTC Transfer Register" on Page 236 for the indication of threshold crossing status.

3.4.1.9 Statistical Counters

In addition to the occupancy counters, which may also be used for statistical purposes, the ABM-P device provides several dedicated counters for statistics purposes. These are summarized in **Table 3-20**:

Table 3-20 Statistical Counters

BM view	Location	Name	Width	Comment
fer	Reg 17	UMAC/DMAC	16	Maximum buffer occupancy value since last readout
Buffer	Reg 18	UMIC/DMIC	16	Minimum buffer occupancy value since last readout
	TCT2 TCT3	AcceptedCells/ Packets	32	Total transmitted cells or packets, selectable by flag SCNT
တ္တ	ТСТ0	LostPackets/CLP1Cells	16	EPD discards or CLP1 discards
Traffic Class	TCT2 TCT3	LostCellsTotal	32	Total cell discards
	TCT1	LostCellsBuffer	4	Global buffer overflow cell discards
	TCT1	LostCellsSB	4	Scheduler block overflow discards
SB	SBOC0 SBOC1	SBOccLPd	18	Scheduler block CLP1 cell discards



3.4.2 Queue Scheduler

3.4.2.1 Functional Overview

The basic function of the hierarchical Queue Scheduler (QS) is to properly allocate cell transmission slots to scheduler blocks and within those to queues, enabling them to send buffered cells. Thereby, the QS allocates the bandwidth resources needed to fulfill the specific service guarantees of individual connections.

Internally, the QS functions are implemented by two basic building blocks: 128 identical scheduler blocks (SB) and a subsequent round robin scheduler (SBS) as depicted in Figure 3-21. In addition to these, a prioritized empty cell generator queue (for SDRAM refresh) and a Common Real-Time (CRT) queue which also has priority over the SBS, are provided. These two queues are assumed to be rate limited. Section 4.2.2.4 and Section 4.2.2.3 respectively provide the details on the programming of these queues.




Figure 3-21 Functional Structure of the Hierarchical Queue Scheduler

In summary, the Queue Scheduler calculates a QID for each cell emission opportunity.



3.4.2.2 Scheduler Block

Each Scheduler Block (SB) is a cascade of two scheduling levels, a combination of Weighted Fair Queueing (WFQ) and Round Robin (RR) schedulers in the first stage, followed by a priority scheduler in the second stage as shown in **Figure 3-22**. An arbitrary number of queues from a maximum of 8191 can be assigned to each scheduler input at stage 1. (Queue 0 is reserved for the common real-time bypass).




Figure 3-22 Scheduler Block Structure

Scheduler Blocks are the principal queue scheduler concept for QoS differentiation. Together with the buffer manager concept of traffic classes, various QoS objectives can be met.

3.4.2.2.1 Priority Scheduler

The priority scheduler implemented in the scheduler block of the ABM-P has three priority levels. As long as there are buffered cells destined to pass at priority 1, only these cells are served. Otherwise, buffered cells destined to pass at priority 2 are served. Only when there are neither priority 1 nor priority 2 cells buffered, then cells from priority 3 are allowed to pass. As a result the available bandwidth for priority 1 traffic is the total output bandwidth. The available bandwidth for priority 2 and priority 3 traffic is the leftover bandwidth from the next higher priority level respectively.

Chapter 4.2.2.7 provides the details on the mapping of queues to the 3 priority levels.



3.4.2.2.2 Round Robin Scheduler

The round robin scheduler keeps all of its input queues, which have cells to send in a FIFO structured list. The queue at the head of the list is allowed to send one cell and is then rescheduled at the end of the list. Thereby, the available bandwidth is divided equally among those queues which have cells to send.

3.4.2.2.3 Weighted Fair Queueing Scheduler

Rate guarantees for non real-time connections are achieved with the WFQ scheduler. The WFQ scheduler has an arbitrary number of input queues with a weight factor assigned to each of them. The absolute values of the weights are irrelevant, only the relative values count. See **Chapter 4.2.2.7** for a discussion on appropriate selection of weight factors.

The WFQ scheduler has the following important properties:

- It is work conserving, i.e. the available bandwidth is always used completely as long as any of the attached queues has cells to send.
- It provides a fair distribution of the available bandwidth in proportion to the assigned weights under any load condition.
- It guarantees minimum rates to queues as long as the sum of the configured minimum rates fits into the available bandwidth.

The properties above make the WFQ scheduler particularly useful for bursty connections with start/stop behavior. The WFQ scheduler automatically deals with the varying load situations and always distributes the bandwidth according to the weight factors.




Figure 3-23 Behavior of Different Scheduler Types



For a given arrival rate **Figure 3-23** shows the repartition of the output rate. The priority scheduler simply cuts off the low priority traffic assumed in the white bar. The RR scheduler iteratively divides the output rate into equal shares among the active inputs. The WFQ scheduler divides the output rate in proportion to the assigned weights assumed to be proportional to the respective arrival rates.

3.4.2.3 Quality of Service Support

In the context of ATM service categories, it is useful to introduce the concept of guaranteed rate. This is the rate which the network must guarantee to the user in order to fulfill the QoS demands.

Table 3-24 Guaranteed Rates for each ATM Service Category

ATM Service Category	Guaranteed Rate	Comment
CBR	PCR	
rt-VBR	SCRPCR	Guaranteed rate is calculated with "effective bandwidth formulas" assuming small buffers and taking into account statistical multiplexing gain.
nrt-VBR	SCR	
ABR	MCR	
GFR	MCR	Guaranteed rate is delivered in complete uncorrupted AAL5 frames.
UBR+	MCR	
UBR	none	Guaranteed rate is always > 0 with queue connected to the WFQ scheduler, can be 0 for arbitrary long times in low priority RR scheduler.

Mapping of connections to stage 1 schedulers depends on the ATM service category of the connection (also shown in Figure 3-22) as follows:

Priority 1 RR: real-time connections (CBR, rt-VBR).

Priority 2 WFQ: non real-time connections with guaranteed rate

(nrt-VBR, ABR, GFR, UBR+)

Priority 3 RR: best effort connections UBR

An example of a scheduler with one priority 1 real-time queue (Queue 1) and nine priority 2 non-real-time queues (Queue 2 through Queue 10) is shown in **Figure 3-25**. Queue 1 is shared by a number of connections with different bit rates.






Figure 3-25 Scheduler Behavior Example

The three columns in Figure 3-25 describe different conditions: The left column shows the scheduler load as seen from Connection Acceptance Control (CAC). New connections are accepted as long as their guaranteed rates fit the spare bandwidth of the scheduler. The center column shows the case in which all Queues 2..10 are filled; that is, all non-real-time connections are sending data. The total non-real-time bandwidth, including the spare bandwidth, is then distributed to the 9 queues according to their weight. In this case, two weight factors are defined. Queue 6 has weight of 1, others have weight of 10. The right column shows the case of only three queues (6, 7 and 9) filled; all other connections are not sending data at this time. Again, the available bandwidth is fairly distributed among the queues, still conserving the 1:10 ratio defined by their weights.

Notice that bandwidth of the real-time connections is not affected by bandwidth re-adjustments; but, remains constant over time under the assumption that real-time connections are constantly sending data. If, however, a real-time connection should not use its bandwidth, the bandwidth would be used immediately by the non-real-time connections. The behavior of the WFQ scheduler shown in **Figure 3-25** for non-real-time connections has advantages for both the network operator and for the end user:

- The available bandwidth is always used completely, resulting in optimum usage of transmission resources.
- A user paying for a higher guaranteed rate also obtains higher throughput under all load conditions.



3.4.2.4 Traffic Shaping

Traffic shaping is a mechanism that alters the characteristics of a cell stream in order to make better use of network resources or to enforce conformance to the negotiated traffic contract at an interface. Conformance is defined operationally in terms of a Generic Cell Rate Algorithm GCRA(T,tau) which specifies the upper limits, in terms of a given tolerance tau, for cells arriving in excess with respect to a given reference cell rate (1/T). The ITU-T Recommendation I.371 [1] or the ATM Forum TM Specification 4.1 [2] provide the details.

A situation that is particularly prone to produce non-conforming traffic is congestion in a network. Figure 3-26 shows the need for shapers at the output of a congested network for nrt-VBR traffic. An nrt-VBR cell stream originally shaped to conformance by the terminal (1) traverses Network A, which exhibits burst level congestion. At the output of Network A the cell stream is accumulated into a single large burst, which by far exceeds even the Peak Cell Rate (PCR) of the original connection (2). It is no longer conforming to the traffic contract and therefore would not pass through the subsequent policer. Hence, at the output of Network A, an SCR shaper is enabled, which regenerates a conforming cell stream to match a given burst tolerance BT (3). This cell stream is accepted by the policer and traverses Network B which exhibits cell level congestion only. As a result PCR and SCR vary slightly due to the cell clumping effect (4). This Cell Delay Variation (CDV) is reduced to match a given tolerance (CDVT) by the PCR shaper at the output of Network B (5).




Figure 3-26 Shaping and Policing at Network Boundaries

Note that the outcome of Network B has a very different shape when compared to the input to Network A and to the outcome of Network A. Nevertheless, due to the shapers implied, the traffic is conforming on both the User-Network interface (UNI) and the subsequent Network-Network Interfaces (NNI).



The ABM-P contains two basic shaping mechanisms, which can be activated per logical queue: PCR limitation and leaky bucket shaping. In particular it is possible to enable both mechanisms simultaneously on the same logical queue, a necessary feature to implement true VBR shaping as explained below.

3.4.2.4.1 PCR Limitation

For all logical queues a rate limitation can be enabled, which controls the peak cell rate (PCR) from this queue. In other words, cells from a PCR limited queue are always spaced by at least TP=1/PCR seconds. Cell clumping within the network is thereby eliminated. Traffic passing through a PCR limiter is conforming to any PCR traffic contract, since the tolerance of the PCR limiter is zero.

3.4.2.4.2 Leaky Bucket Shaping

A leaky bucket shaper controls a given sustainable cell rate (SCR) within the limits of a given Burst Tolerance (BT).

The Burst Tolerance and the SCR determine the Maximum Burst Size (MBS) (in cells) that may be transmitted at an arbitrary PCR according to the following formula (refer to [2]):

$$MBS = \left| 1 + \frac{BT}{\frac{1}{SCR} - \frac{1}{PCR}} \right|$$
 [cells] (1)

Vice versa, when the MBS is received (via signalling), the corresponding BT can be calculated according to the following formula:

$$BT = (MBS - 1) \cdot \left(\frac{1}{SCR} - \frac{1}{PCR}\right)$$
 [s]

In the ABM-P leaky bucket shaping can be enabled for up to 2048 PCR limited logical queues. In addition to the parameter TP = 1/PCR, the cell spacing for TS = 1/SCR and the burst tolerance tauS = BT must be specified.

Figure 3-27 shows the outcome of the ABM-P leaky bucket shaper under ideal conditions when loaded with a burst.

Data Sheet 87 2001-12-17






Figure 3-27 Ideal ABM-P Shaper Output

The implementation of the combined shaper guarantees sending the MBS as fast as possible without exceeding the PCR.

If several cell streams are shaped simultaneously, it may happen that cells from different shapers would have to be sent out at the same cell slot. If N cell streams are shaped, in rare cases, a cell may have to wait up to N-1 cell cycles for transmission. This temporary loss of rate is compensated for by slightly stretching the burst in time.

The additional CDV introduced to the PCR by this effect is monitored. With parameter CDVMax an upper limit on the CDV than can occur without notice is programmed. If this value is exceeded, an interrupt is generated. "UCDV/DCDV" on Page 288 provides the details.

The difference between ideal and real shaper output is shown in Figure 3-28




Figure 3-28 Ideal and Real ABM-P Shaper Output



Table 3-29 summarizes the parameters needed for combined PCR and SCR shaping.

Table 3-29 Summary of VBR Shaping Parameters

Parameter	Derived Stored in from Table/ Register		Range	Min. Value	Max Value	
TP	1/PCR	AVT:TP	16 bit	*)	65471	
TS	1/SCR	AVT:TS	16 bit	*)	65471	
tauS MBS or AVT:ta		AVT:tauS	16 bit	0	64511	
VBR2.3		AVT:Config	1 bit	0	1	
CDVMax		UCDV/DCDV	8 bit	16 cell cycles	255 x 16 cell cycles	

^{*)} Refer to **Table 4.2.2.5**f for an explanation of shaper parameter ranges and granularities.

3.4.2.4.3 Shaping for VBR conformance

The standards define three conformance definitions for rt-VBR and nrt-VBR, referred to as VBR.1, VBR.2 and VBR.3. **Table 3-30** explains the differences between the three VBR conformance definitions in terms of the relevant cell stream: index 0+1 denotes both CLP=0 and CLP=1 cells while index 0 denotes CLP=0 cells only.

Table 3-30 VBR Conformance Definitions

	PCR Conformance	SCR Conformance
VBR.1	GCRA(PCR ₀₊₁ , CDVT _{PCR})	GCRA(SCR ₀₊₁ , BT)
VBR.2	GCRA(PCR ₀₊₁ , CDVT _{PCR})	GCRA(SCR ₀ , BT)
VBR.3 GCRA(PCR ₀₊₁ , CDVT _{PCR})		GCRA(SCR ₀ , BT), non conforming CLP=0 cells may be tagged (CLP set to 1)

Hence, from a shaping perspective, there is no difference between VBR.2 and VBR.3.

As a consequence, the leaky bucket shaper in the ABM-P is configurable on a per queue basis to shape either the CLP=0+1 cell stream (config parameter VBR2,3=0) or alternatively the CLP=0 cell stream only (config parameter VBR2,3=1). The PCR limiter always shapes the CLP=0+1 cell stream.

By enabling a Leaky Bucket Shaper with the parameters TP=1/PCR, TS=1/SCR, tau = BT and VBR2,3 = (0|1), the ABM-P can be used to produce conforming VBR traffic.



Note that the PCR limiter does not make use of the tolerance $\mathrm{CDVT}_{\mathrm{PCR}}$ where transmission at higher rates than PCR would be possible. However, $\mathrm{CDVT}_{\mathrm{PCR}}$ is primarily intended to allow cell clumping and other networks artifacts, not to allow a higher rate. As mentioned earlier, this more rigid shaping does not violate PCR conformance.

3.4.2.4.4 Shaping for CBR conformance

In cases where simple PCR limitation is not sufficient for service categories that define a PCR conformance only, such as CBR, it is possible to use the leaky bucket shaper with parameters TS=1/PCR and tau=CDVT $_{PCR}$. The parameter TP can be set to any suitable value to reflect higher allowed rates than PCR.



3.4.2.5 VC-Merge and Dummy Queue

Any queue can be configured (mutually exclusive) to participate in a VC-merge group or as a 'dummy queue'. A detailed description of enabling/disabling those special queue functions is provided in the description of "Queue Configuration Table Transfer Registers QCT0..6" on Page 258.

3.4.2.5.1 VC-Merge

Several logical queues carrying AAL5 packets may be grouped together into one of a maximum of 128 merge groups. Functionally, a Packet Round-Robin (PRR) scheduler stage is inserted between the queues of the merge group and the first scheduling stage of the scheduler block. Whenever a **complete** packet is queued in a QID of a merge group, this QID is enabled to the PRR. The PRR schedules a QID to the SB until all cells of the current packet are transmitted. Then it switches to the next enabled QID.

Hence, viewed from the Scheduler Block, a merge group appears like a single queue with the additional benefit that the output VC maintains AAL5 packet boundaries. See Figure 3-31.




Figure 3-31 VC Merge Scheduling

Any queue can be configured to be member of one of the 128 merge groups in the QCT by setting 'RSall' = 0 in **Register 44 "QCT1" on Page 261** and then setting 'MGconf/DQsch' = 1 and 'MGID' to the desired merge group identifier in **Register 45 "QCT2" on Page 264**.

If the queue is the first queue of the merge group, then its QID must be written into field 'Head_Pointer' in Register 57 "MGT2" on Page 281.

Assigning a queue to a VC-merge group already enables the packet boundary aware scheduling of all queues within the same group.



Optionally, the ATM cell header may be overwritten with a new value programmed in the MGT by setting 'LClOen' = 1 and 'LCl' to the desired value in **Register 57 "MGT2" on Page 281**.

A queue is released from its VC-merge group by setting 'QIDvalid' = 0 in Register 44 "QCT1" on Page 261.

It is recommended to set the parameters of the individual queues in a merge group to equal values, reflecting the desired properties of the outgoing merged VC. In particular, the user must make sure that all queues of a merge group are assigned to the same SB.

Also, for the optional shaping of a merged VC, the shaping parameters TP, TS, tauS and Config must be specified for each of the logical queues of the merge group and should all be equal to the intended shaping parameters of the outgoing merged VC.

The VC-merge shaping mechanism works round robin on a per queue basis with the changing of the QID going on transparently behind the scene. Hence, viewed from the outgoing VC, there is no difference between a single queue VBR shaping and a merge queue VBR shaping. In particular, no cell slot is lost on the transition between queues.

3.4.2.5.2 Dummy Queue

A 'dummy queue' (in contrast to a normal queue) is always scheduled by the queue scheduler according to its associated rates and parameters, even though it does not contain stored cells. Scheduling a dummy queue results in an 'empty cell cycle' (no cell is emitted during this cycle).

Storing cells into a dummy queue is possible, but not recommended, since the cells are never emitted.

Dummy queues can be used for bandwidth reservation e.g. for subsequent multicast operation or any other cell insert/multiplier process.

A queue can be configured as a 'dummy queue' by setting 'DQac = 1' and 'RSall' = 1 in Register 44 "QCT1" on Page 261. This may only be done if 'MGconf/DQsch' = 0 in Register 45 "QCT2" on Page 264 and the queue is empty (QueueLength = 0).



3.4.3 Scheduler Block Usage

The ABM-P allows arbitrary assignment of connections to queues and of queues to scheduler blocks. A scheduler block can be assigned to any UTOPIA PHY. Usage of a scheduler differs in switch input (upstream) or output (downstream). For the Mini-Switch application the upstream case does not exist.

At a switch output, the scheduler blocks provide constant cell streams to fill the payloads of the PHYs. Either the entire cell stream of a PHY is provided or it is disassembled into several VPCs as shown in **Figure 3-32**. A VPC may contain both real-time and data connections. This is the case for a VPC which connects two corporate networks (virtual private networks), for example. The scheduler block concept has the advantage that data traffic is automatically adjusted after setup or teardown of a real-time connection. The output rate of a scheduler block in both applications is usually constant.

The scheduler blocks always react to UTOPIA backpressure or can be controlled completely by backpressure instead of shaping. All scheduler blocks whose physical outputs are asserting backpressure hold on serving. Scheduler blocks serving time slots which are lost due to temporary backpressure are maintained and served later, if possible. Therefore, the rate with some CDV will be maintained. The maximum number of stored time slots which can be configured is equal to the maximum burst possible for that port or path.




Figure 3-32 Scheduler Block Usage at Switch Output

At a switch input, each scheduler block is assigned to a switch output (Figure 3-33). A switch with $\bf n$ ports needs $\bf n^2$ scheduler blocks. The output rate of each scheduler block



is re-adjusted continuously to obtain maximum switch throughput without overloading the switch port output rate. This principle is called Preemptive Congestion Control, that is, congestion due to overload is avoided.




Figure 3-33 Scheduler Block Usage at Switch Input

There are three options for scheduler block rate adjustment:

- After each connection setup or trade-in (static bandwidth allocation).
- Dynamic bandwidth allocation using input scheduler buffer fill information to assign scheduler rates dynamically.
- · Backpressure controlled.

3.4.4 Scheduler Block Scheduler (SBS)

The SBS performs a weighted round robin scheduling among the active SBs. As long as the sum of the configured SB rates is below the service rate of the SBS, each SB receives bandwidth up to the configured rate, depending on the load in the SB.

The SBS is said to be overbooked if the sum of the configured SB rates is above the service rate of the SBS. In this case, the SBS behaves like an RR scheduler for the overbooked SBs, which all receive an equal amount of bandwidth.

The SBS supports up to 128 Scheduler Blocks per direction. In addition to this, a common real-time bypass queue (with fixed QID = 0) is supported.



3.4.5 Supervision Functions

3.4.5.1 Cell Header Protection

To guarantee that the cell header is not corrupted by the external SDRAM, it is protected by an 8-bit interleaved parity octet. It extends over the 5-octet standard header including the UDF1 octet. The BIP-8 octet is calculated for all incoming cells and stored at the place of the UDF2 octet. When a cell is read out, the BIP-8 is calculated again and is compared with the stored BIP-8. In case of a mismatch, an 'BIP8ER' (Register 115: ISRU, Register 116: ISRD) interrupt is generated and the cell is discarded or not, depending on the configuration. cell header protection by BIP-8 can be disabled to achieve UDF2 transparency.

3.4.5.2 Cell Queue Supervision

The queueing of cells in the ABM-P is implemented mostly by pointers. To detect pointer errors, the number of the queue in which the cell is stored is appended to the cell in the external cell storage SDRAM. When the cell is read out later, the selected queue number is compared to the QID stored with the cell. In case of a mismatch, a 'BUFER4' (Register 115: ISRU, Register 116: ISRD) interrupt is generated. See also "Upstream/Downstream Cell Flow Test Registers" on Page 194.



3.5 Available Bit Rate Support

The support of the Available Bit Rate (ABR) service category is implemented in the Enhanced Rate Control (ERC) unit of the ABM-P.

3.5.1 ABR Service Description

Available Bit Rate (ABR) is the only ATM service category with dynamic adaptation of the transmission rate according to the currently available bandwidth. It uses an ATM layer control loop carrying special Resource Management (RM) cells to convey congestion and/or bandwidth information along a connection's path through the network. The RM cells are inserted in regular intervals by the source of a connection - usually the terminal. At the destination of the connection, the receiving terminal loops the RM cells back to the source. All the switches/bottlenecks on the way may update specific fields of the RM cells. Based on this information, the source reacts by adapting its transmission rate in a predefined and standardized way.

Refer to the ATM Forum Traffic Management Specification V4.1 [2] for a complete operational description of the ABR source, destination and switch behavior.

Figure 3-34 provides an overview of the cell flows in a bi-directional ABR connection with FRM denoting **forward** RM cells and BRM denoting **backward** RM cell flows. Note that both sides A and B of the ABR connection have both source and destination behavior.




Figure 3-34 User and RM Cell Flows of an ABR Connection

To summarize:

- Source behavior defines the rules for allowed cell rate (ACR) <u>calculation</u> and multiplexing of user cells, FRM cells and BRM cells.
- **Destination** behavior defines the rules for FRM cell turnaround.
- Switch behavior defines the rules for BRM cell update.



Source and destination behavior normally occur in terminals only, but there is an option to implement Virtual Source (VS) and Virtual Destination (VD) behavior in a switch, as described in more detail in **Section 3.5.1.9**.

An example of rate variation over time of an ABR connection is shown in Figure 3-35.




Figure 3-35 Source Behavior of an Explicit Rate controlled ABR Connection

Refer to Section 3.5.1.2 for an explanation of ACR, ICR and ADTF.

The instantaneous rate at which the source emits user cells must never exceed ACR, but may stay below it. Some special situations are identified in **Figure 3-35** with numbers in circles. These are explained as follows:

- 1. The sending rate remains below ACR. The reason for this could be that the connection source has less than ACR data to send.
- 2. Same as 1 with the sending rate dropping below MCR.
- 3. The sender stops transmitting data. After some time the ACR is reduced to MCR.
- 4. After the time-out defined by ADTF the connection is allowed to start with ICR, i.e. ACR is set to ICR.

Normally RM cells are sent **in-rate** (within the limits of ACR). However, under well defined conditions, RM cells may be sent **out-of-rate** (in excess of ACR). **Section 3.5.1.3** provides the details.



3.5.1.1 Example Network Configuration

Usually, the rate of an ABR connection is determined by the smallest bottleneck in the network leaving unused bandwidth in some of the links. This bandwidth can be used in turn by other ABR connections, leading to a very efficient overall usage of network resources.

In the example of Figure 3-36, five connections with different source and destination points are traversing four switches.

Assume the following scenario:

Connections 1 to 4 are active ABR connections and connection 5 is a high priority CBR connection which is initially inactive. The four ABR connections ramp up until the bandwidth of the common bottleneck in Switch 2 is used up.

At an instant in time, CBR connection 5 becomes active and as a result, ABR connection 4 experiences severe congestion at the common bottleneck in Switch 4. While connection 4 reduces its sending rate, the bandwidth it had previously used becomes available along its path. In particular, at the bottleneck in Switch 2 bandwidth becomes available which is claimed by the other ABR connections.




Figure 3-36 Example Network Configuration



3.5.1.2 ABR Parameters

Table 3-37 identifies the numerous parameters used to describe ABR service.

Table 3-37 ABR Parameters

Parameter	ABM-P Location	Default	Description		
PCR [cells/sec]	AVT-VS/VD Table 3-53	configure	Peak Cell Rate The cell rate that may never be exceeded by the source. After negotiation in the network, the PCR is constant for each connection and may be supervised by policing.		
MCR [cells/sec]	AVT-VS/VD Table 3-53 AVT-ER Table 3-54	configure	Minimum Cell Rate The cell rate that the source may send at any time.		
ICR [cells/sec]	AVT-VS/VD Table 3-53 TPi	configure	Inititial Cell Rate The cell rate at which the source may send at start time and after a long inactive time, defined by the global constant ADTF (ACR Decrease Time Factor). To configure, see Section 3.5.1.9		
TBE [cells]		configure in connection handler SW	Transient Buffer Exposure The number of cells the source may send without receiving BRM cell feedback. Must be adapted to match the buffer space allocated to the VC in the first downstream switch. Used in ICR and CRM calculation, see formula in Section 3.5.1.9		
FRTT [sec]		configure in connection handler SW	Fixed Round Trip Time The estimated delay on a full round trip, from sending FRM until receiving BRM, including propagation and queueing delays. Used in ICR and CRM calculation, see formula in Section 3.5.1.9		
RIF	AVT-VS/VD Table 3-53	1/32768	Rate Increase Factor Used in the ACR calculation for the relative rate marking mechanism. see Section 3.5.1.3.1		



Table 3-37 ABR Parameters (cont'd)

Parameter ABM-P Location		Default	Description			
RDF	AVT-VS/VD Table 3-53	1	Rate Decrease Factor Used in the ACR calculation for the relative rate marking mechanism. See Section 3.5.1.3.1			
Nrm [cells]	ERC Firmware via Mailbox	32	Maximum number of cells (user and BRM) between two in-rate FRM cells. Configured globally in firmware (via mailbox)			
Trm [ms]	Register ERCCONF1	100	After Trm the next FRM cell is generated if at least two in-rate cells (user or BRM) have been sent. Range x Granularity: (015) x 10 ms Configured in global register ERCCONF1			
ADTF [ms]	AVT-VS/VD Table 3-53	500	ACR Decrease Time Factor Time-out of a connection; if no user cells are received for this time the connection is considered inactive and has to restart with ICR.			
Mrm [cells]	ERC Firmware Constant	2	Controls the bandwidth allocation between RM cells and user cells. Minimum 2 user cells must be transmitted between two consecutive FRM cells.			
TCR [cells/s]	ERC Calculated	10	Tagged cell rate Limits insertion rate of out-of-rate FRM cells. Parameter unused, TCR triggered by Trm time-out (ToT)			
CDF	ERC Firmware via Mailbox	1/16	Cutoff Decrease Factor Controls the decrease in ACR as a result of CRM (see below) Range 1/64 1			



Table 3-37 ABR Parameters (cont'd)

Parameter	ABM-P Location	Default	Description
CRM [cells]	AVT-VS/VD Table 3-53	32	Missing RM cell count Range x Granularity: (063) x 16 cells
ACR	ERC Calculated in Firmware	MCR	Allowed Cell Rate Is computed by the source according to the rules 1, 2, 5, 6, 8 and 9 of section 5.10.4, Source Behavior, of ATM Forum TM4.1 [2]. The ACR is bounded upwards by the PCR and downwards by the MCR. The ACR is included in the forward RM cells (FRM) emitted by the ABR source in the field CCR (current cell rate).



3.5.1.3 Source Behavior Overview

3.5.1.3.1 ACR Calculation

The standardized source behavior defines several conditions under which the ACR must be recalculated.

BRM Cell Receive

The BRM cells received by the ABR source carry the following congestion related information:

- Cl Congestion Indication Bit is set in highly congested nodes
- NI No Increase Bit is set in moderately congested nodes
- ER Explicit Rate is calculated by nodes

Based on this information, the source performs the ACR calculation according to the algorithm shown in **Figure 3-38**:




Figure 3-38 ACR calculation at BRM Cell Receive

FRM Cell Send

Before sending an FRM cell, the ABR source performs the algorithm in Figure 3-39:






Figure 3-39 ACR calculation at FRM Cell Send

3.5.1.3.2 User Cell and RM Cell Multiplexing

The parameters Nrm and Mrm, together with source rule #3 of the ATMF TM 4.1 specification [2], lead to the sequence of user and RM cells shown in Figure 3-41. This figure also explains the definition of in-rate and out-of-rate cells given in Table 3-40:

Table 3-40 In-rate and Out-of-rate Cells

Cell type	User cells FRM cells		BRM cells	CLP	Within ACR
In-rate	yes	yes	yes	0	yes
Out-of-rate	not allowed	yes	yes	1	no

When the current cell inter arrival time T is very small compared to Trm, the cell sequence will be:

- One in-rate FRM cell
- Optionally, one in-rate BRM cell (if there is one to be turned around)
- 30 user cells (31 in case there is no BRM cell to be turned around)



and the Trm time-out will never happen. If, however, only a few cell slots fit into the Trm interval, the time-out event will occur before 30 user cells have been transmitted.




Figure 3-41 RM and User Cell Sequence: General Case

The worst case that only one user cell is transmitted in each FRM cell cycle is shown in Figure 3-42, where the cell sequence is

- One in-rate FRM cell
- One in-rate BRM cell (if there is one to be turned around)
- 1 user cell




Figure 3-42 RM and User Cell Sequence: Worst Case

Note: Out-of-rate RM cells are not supported by first firmware version.



3.5.1.4 ABR Mechanisms

ABR Mechanisms are classified depending on the way congestion information is conveyed to the ABR source and the way switches make use of the information contained in the RM cells passing through. **Table 3-43** shows this classification with complexity increasing from top to bottom.

Table 3-43 ABR Mechanisms Supported in the ABM-P

ABR Mechanism	Description	ABM	АВМ-Р
EFCI marking	Setting the PT bits in the user cell header to "congestion experienced"		yes
Relative Rate Marking	Setting CI and/or NI bits of forward or backward RM cells to 1 (binary feedback)		yes
Explicit Rate Marking	Updating the ER field of forward or backward RM cells		yes
Reactive Switch Control	Explicit rate marking and additional reduction of the forward transmission rate in switches to the ER in received BRM cells	no	yes
VS/VD control	Segmentation of the ABR control loop in a switch by building a virtual source (VS) and virtual destination (VD)		yes

The implementation of the ABR mechanisms is mainly left to the manufacturer. It is implicitly stated that the switch should update the RM cells in such a way that no cell losses occur. The ABM-P supports all switch mechanisms mentioned above. The ABR control loop with the different ABR mechanisms is shown below for one direction.




Figure 3-44 ABR Mechanisms



3.5.1.5 EFCI Marking

The EFCI bit is carried in user data cells and supposed to be set in congested nodes. At the ABR destination the EFCI state is maintained in a status bit.

When the EFCI status bit is set and the destination turns around an RM cell, it sets CI=1 before sending the BRM and resets its EFCI status bit.

EFCI marking is a cheap way to enable ABR, because the node doesn't need to update BRM cells, however the control response is slow.

The ABM-P supports EFCI marking by setting the EFCI bit in outgoing data cells. The value of the EFCI bit is calculated by the Cell Acceptance Algorithm (see Section 3.4.1.7) as follows:

Outgoing EFCI = 1 if and only if incoming EFCI = 1 or threshold QueueCiCLP1 has been exceeded and either the last arrived cell has been discarded or one of the buffer management thresholds BufCiCLP1 or SBCiCLP1 has also been exceeded.

Since the ABM-P chip provides more advanced mechanisms, it is not recommended to rely solely on EFCI marking for ABR.

3.5.1.6 Relative Rate Marking

The Relative Rate Marking mechanism uses two bits in the RM cell to convey information about congested nodes: Congestion Indication (CI) and No Increase (NI).

The ABM-P supports Relative Rate Marking by calculating local values of CI and NI in the Cell Acceptance Algorithm (see **Section 3.4.1.7**) and setting the outgoing CI and NI as follows:

Outgoing CI = 1 if and only if incoming CI = 1 or threshold QueueCiCLP1 has been exceeded and either the last arrived cell has been discarded or one of the buffer management thresholds BufCiCLP1 or SBCiCLP1 has also been exceeded.

Outgoing NI = 1 if and only if incoming NI = 1 \underline{or} threshold QueueCiCLP1 has been exceeded \underline{or} either the last arrived cell has been discarded \underline{or} one of the buffer management thresholds BufCiCLP1 or SBCiCLP1 has been exceeded.

3.5.1.7 Explicit Rate Marking

The Explicit Rate Marking mechanism uses the Explicit Rate (ER) field in the RM cells to convey an estimate for the appropriate source rate. By default, the BRM cells are used. Updating of FRM cells instead is optional.

The ABM-P supports Explicit Rate Marking by calculating a local ER in the ERC unit (see **Section 3.5.2**) depending on a measurement of the <u>current emitted cell rate</u> (CCR) and the <u>current logical queue length</u> of the ABR connection and updating the outgoing ER field of BRM cells as: outgoing ER = min(incoming ER, local ER). The updating is only enabled when the TCT parameter ABRen is set to 1.



The algorithm is designed to control the queue length around a given operating point, which can be chosen with parameter QL0 (see **Table 3-55**) to be one of 256, 512, 1024, 2048 cells.

3.5.1.8 Reactive Switch Control

Reactive Switch Control (RSC) is an extension to the Explicit Rate Marking mechanism. A switch with RSC behavior enabled is intended to adjust connection specific rates to not exceed the current explicit rate value from the incoming BRM cells (see **Figure 3-45**).

The ABM-P supports RSC by extracting the ER from incoming BRM cells in the ERC unit (see **Section 3.5.2**) and dynamically adjusting the PCR limiter of the corresponding logical queue to the value of the ER.

Example:

Imagine that a connection crosses 2 bottlenecks called ABM-P (a) and ABM-P (b). At a certain moment ABM-P (a) serves the connection with 10 Mbit/s, ABM-P (b) with 5 Mbit/s. Hence, ABM-P (b) will have to store the difference of 5 Mbit/s incoming cells. In such a situation the BRM cells flowing backwards from ABM-P (b) towards ABM-P (a) will carry the ER=5 Mbit/s. The ABM-P (a) has calculated an ER=10 Mbit/s and hence will not modify the ER field of the backward RM cells. Depending on the loop length (round trip time until BRM cells arrive at the source and source reduces the emit rate), ABM-P (b) is likely to overflow with cells for this connection. To shorten the control loop, Reactive Switch Control (RSC) immediately updates the emit rate of ABM-P (a) to the lower ER value extracted from the BRM cells.

Symmetric, but de-coupled control loops are foreseen by the standard to control both source-destination flows. For simplification, only one flow is shown in this example.




Figure 3-45 Reactive Switch Control Example



3.5.1.9 VS/VD Behavior

The VS/VD behavior is very similar to the terminal source and destination behavior.

VS/VD source behavior performs two different tasks:

- · Calculation of the ACR and appropriate adjustment of the sending rate.
- · Multiplexing of user cells, FRM cells and BRM cells.

Calculation of ACR is done by using the CI/NI and ER conveyed in the BRM cells and taking into consideration some further constraints:

- ACR must stay between MCR and PCR.
- In the absence of received BRM cells the source assumes heavy congestion in the network and reduces ACR by a factor.
- After time-outs, the ACR is reduced to ICR.
 According to the standards, after connection setup, the ICR must be adapted as follows:

$$ICR = max \left(MCR, min \left(ICR_{Setup}, \frac{TBE}{FRTT} \right) \right)$$
 (3)

In the ABM-P, the ACR is programmed to the peak rate limiter of a queue. Then the rule is fulfilled that the actual sending rate shall never be higher than ACR. If the queue is served at a lower rate than ACR - due to resource contention - the unused bandwidth will be consumed by the network ("use-it-or-lose-it" principle). Using the WFQ scheduler and assigning an appropriate weight assures that ACR is not falling below MCR.

Multiplexing user cells and FRM cells occurs under control of the ERC unit according to the behavior defined in the standards.

VS/VD destination behavior is basically to convert the received FRM cells into BRM cells. The Cl/NI and ER fields of the outgoing BRM cells are updated to reflect the congestion situation of the VD side buffers. The received BRM cells are evaluated and the ACR is conveyed to the companion virtual source.

In a switch, the VS/VD function is distributed, as shown in Figure 3-46.






Figure 3-46 Distribution of VS/VD Function in a Switch

VS/VD Options

Destination Behavior (ATM Forum TM 4.1 spec. rule 3 options): If FRM cells are received and turned into BRM cells, while older BRM cells are still waiting for transmission, the contents overwrite option is supported. The new BRM cell is scheduled in place of the old BRM cell for in-rate transmission. The old BRM cell is lost.



3.5.2 ERC Unit Functional Overview

Figure 3-47 provides an overview of the ERC unit of the ABM-P:




Figure 3-47 ERC Unit

The central function blocks of the ERC sub-system are the processor running the ABR state machines and the AVT context table storing all connection specific parameters. The SCAN unit next to the AVT table enforces all time-out related parameters by generating time-out notifications. During initialization, the Code RAM is loaded via the SPI Interface from an external serial EEPROM device. This firmware is needed for ABR ER and ABR VS/VD. Communication with the ABM-P core (RM cell insert/extract, queue information, rate update messages, cell emit events) is handled by the message interface. The ERC sub-system shares the Microprocessor Interface with the ABM-P core. Communication with an external microprocessor (e.g. extended Context RAM access) is performed via a mailbox while access to the main context table AVT is done directly by the microprocessor through dedicated transfer registers.



3.5.2.1 Processor

The ABM-P includes a general purpose RISC processor on-chip, called IOP. The IOP is responsible for ABR explicit rate calculation and the implementation of VS/VD behavior.

The basic parameters for the ABM-P IOP are:

- · 24 bit instruction width
- Program/Code RAM Interface (24 bit data, 13 bit address bus)
- Data RAM Interface (16 bit, 16 bit address bus) shared by context RAM, extended context RAM and variable RAM (upper Cache RAM page)
- 16 Ports mapped into register file
- · 4 tasks with 16 registers each
- 4 interrupt inputs managed by a separate interrupt controller

3.5.2.2 Message Interface

For communication between the ERC unit and the ABM-P core, a Message Interface is implemented. It is designed to support both ABR and VBR (Rate Shaping) related calculations in the IOP. Since standard VBR shaping is performed entirely in hardware, the VBR related messages are currently unused and are not supported.




Figure 3-48 Message Interface between ERC Unit and ABM-P Core

Towards the ERC unit, the messages sent by the ABM-P core are buffered in two FIFO queues: the RM FIFO and the Emit FIFO.

Data Sheet 111 2001-12-17



3.5.2.2.1 RM_Cell_received

For each incoming RM cell (FRM and BRM), a message is generated containing the QID, the cell header and the first 24 octets of the RM cell payload. The message is stored in the RM FIFO. The structure of this message is shown in **Section 3.6.10.1**.

After reading a message from the RM FIFO, the IOP handles the following cases:

- In ABR-VS/VD mode, the FRM cells are stored and updates of the destination turnaround function are performed. An RM_Cell_Insert message is generated in response. For the BRM cells, the Cl/NI and ER fields are evaluated to calculate the ACR.
- In ABR-ER mode, the CI/NI and ER fields are evaluated to calculate the ACR.

3.5.2.2.2 Emit

For each cell emission event from an ABR queue, the ABM-P core generates an Emit message with the QID, the current queue length Qlen and the current time Tnow as parameters. The message is stored in the Emit FIFO. The structure of this message is shown in **Section 3.6.10.2**.

After reading a message from the Emit FIFO, the IOP handles the following cases:

- In ABR-VS/VD mode RM_Cell_insert messages and/or Rate_update messages are generated.
- In ABR-ER and RSC mode Rate_update messages are generated.

In addition to cell emission events, the Emit FIFO also contains time-out events generated and forwarded by the Scan Unit (see Section 3.5.2.5)

3.5.2.2.3 Rate_Update_ABR

In Reactive Switch Control mode (see **Section 3.5.1.8**), the ERC unit sends the current rate shaping parameter TP (RateFactor) of the PCR Limiter to the ABM-P core. The delivered value is immediately stored and used by the next schedule event on the respective queue.

In ABR-VS/VD mode, the virtual source receives the current rate shaping parameter TP (Rate Factor) of the PCR Limiter from the ERC unit.

3.5.2.2.4 RM_Cell_Insert

In case of VS/VD, this message is sent by the ERC unit to inform the ABM-P core that an in-rate RM cell needs to be inserted instead of the planned user cell. The RM cell itself is generated within the ABM-P core. All variable values of the RM cell are delivered by the ERC unit, all other fields have fixed values. The user cell (at least one) inside the queue is scheduled next. But, it can happen that an RM cell is inserted before.



3.5.2.2.5 RM_Cell_Update

In case of ABR-ER mode, this message is sent to inform the ABM-P core about the results of the last ER calculation. If the emitted cell is an RM cell, the fields CI, NI, and ER (if necessary) are updated. All other parameters are ignored.

3.5.2.3 ERC Mailbox

The ERC mailbox is used by an external micro-controller to communicate with the IOP through the Microprocessor Interface. The micro-controller writes command messages to the control and data registers which are evaluated by the IOP firmware. One control bit initiates an interrupt to the IOP.

The usage of command and data fields is firmware implementation specific. A handshake protocol is implemented in firmware to exchange information.

Note: The hardware does not determine the usage and interpretation of commands.

These are determined by firmware and must be known to the device driver software.

Command List

The ERC mailbox is used, for instance, at system setup or setup of queues in order to initialize appropriate variables of the IOP. The available commands use the following parameters:

ConnTableWrite: Command=0x1 ConnTableRead: Command=0x2 Command=0x3 ABMWriteRegister: ABMReadRegister: Command=0x4 ExtdRAMWrite: Command=0x5 ExtdRAMRead: Command=0x6 InitIOP: Command=0x7 CacheVarWrite: Command=0x8 CacheVarRead: Command=0x9 WriteIOPRegister: Command=0xA ReadIOPRegister: Command=0xB

Commands are transferred via Register "ERC MailBox Register 0" on Page 335. In case of read or write operations Register ERCMB1 transfers the address to the IOP while ERCMB2 transfers the data word.

Note: For ERC unit configuration, only the commands InitIOP, CacheVarWrite and CacheVarRead are relevant.



3.5.2.4 AVT (Context RAM)

Chapter 3.6.9 provides the details.

3.5.2.5 Scan Unit

The basic function of the Scan Unit is to periodically refresh outdated variables and detect idle connections.

The Scan Unit generates the (relative) cell clock **Tnow** needed by the VBR shaping mechanism and two (absolute) 1.25 ms and 10 ms clocks referred to as **ms125count** and **ms10count**, needed by the ABR-ER and ABR-VS/VD mechanisms.

The Scan Unit accesses the complete AVT Context RAM periodically every 1.25ms. In a first step dword0 containing the Config(6:0) bits is read. These bits are interpreted and then in a second step the respective dwords are read which contain the time information. In case of time-outs the information is modified and written back.




Figure 3-49 SCAN Timer Generation

The 40...60 MHz SYSCLK is divided by 32 to obtain a cell clock CellClk.

The **Tnow** counter with 24-bit width increments by 2**TStepC every CellClk. The value of this counter is made available as relative time reference to other blocks. Parameter TStepC is set in **Register 70** "USCONF/DSCONF" on Page 295.

The absolute time bases are provided by dividing the CellClk first by 256 and then by a programmable divider of 7 bit (1...127).

Timer **ms125count** is derived from bit 4 of the programmable divider.

Timer **ms10count** is derived by from bit 7 of the programmable divider.



The divider is programmed with the parameter SCANP found in register "ERCCONF0" on Page 338 depending on the SYSCLK value:

Table 3-50 Timer Values for Clock Generation

Frequency [MHz]	SCANP	period of ms10count [s]	delta [%]		
40	49	0.010035	0.35		
51.84	63	0.009956	0.44		
60	73	0.009967	0.33		

Default value is SCANP=63, for the frequency of 51.84 MHz, which is easy to obtain as 1/3 of 155.52 MHz, the SDH/Sonet frequency.

The following scan is performed:

- For VBR
 Scan over all VBR QID
 Refresh TETvalid=Config[0], STvalid=Config[1] and TeV
- For ABR
 Scan over all ABR QID
 If VS/VD: Refresh ToT, ToA

If ER: Refresh

The Scan Unit can be disabled with flag SCAND found in register "ERCCONFO" on Page 338.



3.6 Internal Tables

3.6.1 Table Overview

The ABM-P provides a set of internal tables for configuration and runtime parameters. Figure 3-51 gives an overview of all (user accessible) tables and related control/transfer/mask registers:




Figure 3-51 Table Access Overview



The tables are accessed by the microcontroller via control registers, data transfer registers and mask registers. While the control registers "MAR" on Page 368 and "WAR" on Page 370 are common to all tables (except SCTI tables), sets of mask registers are dedicated or shared among some tables. Data transfer registers are always dedicated to the specific table.

3.6.2 LCI: Local Connection Identifier Table

The basic function of the LCI table is assigning the connection (identified by the LCI) to one out of 8192 queues per direction. Single connections can be assigned to a dedicated queue (per VC queueing) or multiple connections might be assigned to the same queue.

"LCI Table Transfer Registers" on Page 237 provides the details.

3.6.3 QCT: Queue Configuration Table

The basic function of the QCT table is to determine queue specific parameters and to assign the queue to dedicated resources (Traffic Class, Scheduler Block, Merge Group).

"Queue Configuration Table Transfer Registers" on Page 258 provides the details.

3.6.4 QPT: Queue Parameter Table

The function of the QPT table is to configure the weight factor (in case a queue is assigned to the WFQ scheduler) and the peak cell rate value (in case the peak cell rate shaper is enabled).

"Queue Parameter Table Transfer Registers" on Page 296 provides the details.

3.6.5 TCT: Traffic Class Table

The function of the TCT table is to configure the buffer management behavior of up to 16 traffic classes.

"Traffic Class Table Transfer Registers" on Page 241 provides the details.

3.6.6 SBOC: Scheduler Block Occupancy Table

The function of the SBOC table (for 2*128 scheduler blocks) is to maintain the buffer filling levels associated with the dedicated scheduler and to control the scheduler specific DBA threshold indications.

"Scheduler Block Occupancy Table Transfer Registers" on Page 270 provides the details.

Data Sheet 117 2001-12-17



3.6.7 SCT: Scheduler Configuration Table

The function of the SCT table (for 2*128 scheduler blocks) is to determine the integer part (SCTI) and fractional part (SCTF) of the scheduler block output rates as well as the UTOPIA port number the scheduler is assigned to.

"Scheduler Configuration Table Integer Transfer Registers" on Page 306 and "Scheduler Configuration Table Fractional Transfer Registers" on Page 316 provide the details.

3.6.8 MGT: Merge Group Table

The function of the MGT table (for 128 merge groups per direction) is to enable and specify the cell header overwrite function for the merge group output streams.

"Merge Group Table Transfer Registers" on Page 277 provides the details.

3.6.9 AVT: ABR/VBR Configuration Table

The AVT table is the main context RAM of the ERC and VBR shaping sub-system.

3.6.9.1 AVT Context RAM Organization and Addressing

The AVT Context RAM addressing scheme imposes some restrictions to the choice of QID numbers for support of VBR shaping or ABR (ER, VS/VD) operation. The table is organized into 2 K sections of 4 double words (32-bit) each whereas each section corresponds to the respective QID number.

Support of VBR shaping requires one section per connection, i.e. up to 2k-1 connections assigned to QID numbers (1, ..., 2047) can be supported for VBR shaping.

Support of ABR functionality requires two sections per connection, i.e. up to 1K-1 connections can be supported with full ABR functionality.

The following restrictions apply:

Only even QID numbers can be used for ABR operation. Selecting ABR for QID 2n (n = 1..1023) also occupies section 2n+1 of the AVT table. Therefore, VBR operation is prohibited for QID 2n+1.

QID 0 is reserved for the common real-time queue.

Data Sheet 118 2001-12-17






Figure 3-52 AVT Context RAM Addressing Scheme

The parameter utilization of each section depends on the mode selected for the particular queue (QID) in the Config field of the section. The mode specific parameter sets are described in subsequent chapters.



3.6.9.2 AVT Context RAM Section for ABR-VS/VD Support

In ABR-VS/VD mode, one connection entry requires two AVT Context RAM sections with a total of 8 double words (of 32-bit width each). Since the AVT table is accessed from the external micro controller via a 16-bit transfer register, the ABR-VS/VD connection context appears as a 16-bit organized table with 16 entries as shown:

Table 3-53 AVT Context Table: ABR-VS/VD (Table Layout)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Con	fig(6:	0)					Flag	s(3:0)		F0	Clb	NIb	EFCId	EFClu
1	TPi(15:0)														
2	VCI	/LCI(1	11:0)										PTI			С
3	VPI/	LCI(1	1:0)										VCI/	LCI(1	5:12)	1
4	MCF	Rf*(15	5:0)										•			
5	UDF	-1(7:0	0)						UDF	2(7:0	O)					
6	CCF	Rf*(15	5:0)													
7	PCF	Rf*(15	:0)													
8	0	0	0	0	0	0	0	O Clt Nit reserved								
9	ERt'	*(15:0))						•							
10	CRN	Л (5:0))				CRMcnt(9:0)									
11	TPf((15:0)					•									
12	ERb	*(15:	0)													
13	RDF	(3:0)			RIF(3:0)	reserved									
14	FInF	RateC	ount(5:0)	•		Last	astInRateSent(9:0)								
15	Last	FRM:	Sent(3:0)	ToT	ToA	ADTF(9:0)									

Note: * = value represented in exponent-mantissa format as described in ATM Forum TM Specification 4.1 [2].



Table 3-54 AVT Context Table: ABR-VS/VD Parameter Description

Parameter	Initial Value	Comment
Config(6:0)	configure	see Section 3.6.9.5 for mapping
TPi(15:0)	configure	Time Parameter corresponding to the Initial Cell Rate (ICR); constant connection parameter; if the SCAN detects the ADTF time-out it writes the TPi value to the TPf field, i.e. it switches to ICR.
VCI/LCI(15:0)	configure	cell header template: VCI/LCI of the ABR connection (depends on LCI mapping)
VPI/LCI(11:0)	configure	cell header template: VPI/LCI of the ABR connection (depends on LCI mapping)
PTI(2:0)	configure	cell header template: value ignored by HW, optionally in FW: if not 110 then discard RM cell fragment
С	configure	cell header template: CLP bit (=0)
MCRf*	configure	Lower bound for VS ACR calculation
PCRf*	configure	Upper bound for VS ACR calculation
RDF(3:0)	configure	Rate Decrease Factor for VS ACR calculation (given as right shift)
RIF(3:0)	configure	Rate Increase Factor for VS ACR calculation (given as right shift)
ADTF(9:0)	configure	ACR Decrease Time Factor (optional ABR negotiation parameter, default 500 ms) for time-out detection in SCAN
Flags(3:0)	0	reserved for internal use by IOP
F0	0	reserved for internal use by ABM-P core
EFCId	0	EFCI stored for downstream user cell
EFClu	0	EFCI stored for upstream user cell
UDF1(7:0)	0	cell header template: UDF1 field (may contain part of LCI, depends on LCI mapping)
UDF2(7:0)	0	cell header template: UDF2 field
Clb/Nlb	0	CI/NI extracted from received BRM cells; used together with ERb to calculate ACRf



Table 3-54 AVT Context Table: ABR-VS/VD Parameter Description (cont'd)

	Table 5-54 Avi Context Table: Abit-vo/vb i arameter bescription (contu)											
Parameter	Initial Value	Comment										
CCRf*(15:0)	0	Current Cell Rate field in generated FRM cells; set equal to ACRf* according to TM4.1										
ERb*(15:0)	PCRf	Explicit Rate extracted from received BRM cells; used together with Clb/Nlb to calculate ACRf										
ERt*(15:0)	PCRf	Explicit Rate extracted from received FRM cells; latest value is stored for transparent forwarding in generated BRM cells										
Clt/Nlt	0	Latest CI/NI values extracted from received FRM cells; stored for transparent loop back to the remote destination in generated BRM cells										
FInRateCount(5:0)	0	Count all (user and RM cells) InRate events - Check against Nrm (>=2, default 32), Nrm is FW constant in Cache										
LastFRMSent(3:0)	0	Count 10ms Cnt events - Check against Trm (default 100ms => 10d), Trm is global register value										
LastInRateSent(9:0)	0	Count 10ms Cnt events - Check against ADTF										
CRM(5:0)	32	Max. number of RM cells in the loop, granularity 16: 16, 32, 48, 64,1024; constant connection parameter										
CRMcnt(9:0)	0	Current number of RM cells in the loop										
TPf(15:0)	TPi	Time Parameter corresponding to the Allowed Cell Rate (ACR), resulted from ACR calculation for upor downstream PCR limiter; only one of them may be enabled using the configuration bit 3 (ABR_FWD_Enable)										

Note: The cell header template is used for generating new BRM cells. It is overwritten by each incoming FRM cell. It is necessary to initialize these fields because BRM cells might be generated before the first FRM cell comes in.



The following parameters are supported as global values common to all ABR connections ("Firmware Parameter Configuration" on Page 154 provides the details):

Trm To be set in register "ERCCONF1" on Page 340

Granularity 100 ms, value: 100 ms*2^(-Trm), range: (2^(-7) .. 2^0) * 100 ms

Nrm Provided to ERC unit via mailbox

(CacheVarWrite: Command=0x8, see Section 3.5.2.3).

CDF Provided to ERC unit via mailbox

(CacheVarWrite:Command=0x8, see Section 3.5.2.3).



3.6.9.3 AVT Context RAM Section for ABR-ER Support

In ABR-ER mode, one connection entry requires two AVT Context RAM sections with a total of 8 double words. Since the AVT table is accessed from the external micro controller via a 16-bit transfer register, the ABR-ER connection context appears as a 16-bit organized table with 16 entries as shown in **Table 3-55**.

Assuming that each bi-directional ABR connection has two sides, A and B, and the upstream core is handling traffic from A->B and the downstream core is handling traffic from B->A; then, parameters with suffix **b** denote direction A->B, and parameters with suffix **f** denote direction B->A.

Table 3-55 AVT Context Table: ABR-ER (Table Layout)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Con	fig(6:	0)			unused					Clf	NIf	Clb	NIb	EFCId	EFClu
1	Qler	nb(13	:0)												QL0b	(1:0)
2	MCF	Rb*(1	5:0)													
3	Sum	SumdTb(15:0)														
4	Sum	ndTb(20:16	6)		Vb	Cntb	(4:0)				Tlas	tb(20	:16)		
5	Tlas	Tlastb(15:0)														
6	TPb(15:0)															
7	ERf*	'(15:C))													
8	0	0	0	0	0	0	0	unu	sed							
9	Qler	nf(13:	0)												QL0f(1:0)
10	MCF	Rf*(15	5:0)													
11	Sum	ndTf(1	15:0)													
12	Sum	ndTf(2	20:16)		Vf	Cntf	(4:0)				Tlas	tf(20:	16)		
13	Tlas	tf(15:	0)													
14	TPf(15:0)														
15	ERb	*(15:	0)													

Note: * = value represented in exponent-mantissa format as described in ATM Forum TM Specification 4.1 [2].



Table 3-56 AVT Context Table: ABR-ER Parameter Description

Parameter	Initial Value	Comment
Config(6:0)	configure	See Section 3.6.9.5 for mapping
QL0(1:0)	configure	Ideal Queue Length (selects one out of four possible operating points: 00 = 256, 01=512, 10=1024, 11=2048)
MCR	configure	Lower bound for ER calculation
CI/NI	0/0	If Config[3] = 1 CI/NI extracted from received FRM cells; If Config[3] = 0 CI/NI extracted from received BRM cells; unused
EFClu	0	EFCI stored from upstream user cell; unused
EFCId	0	EFCI stored from downstream user cell; unused
Qlen(13:0)	0	Stores current queue length received via Emit FIFO, used internally for ER calculation; unused
SumdT(20:0)	0	Cumulated time interval for CCR measurement
V	0	Tlast valid indication
Cnt(4:0)	0	Counter used in CCR measurement
Tlast(20:0)	don't care	Timestamp of last emit event, used in conjunction with Tnow to measure inter departure time of cells for the ABR connection
TP(15:0)	TPmin	If RSC, Time Parameter TP is derived from the incoming ER values to adjust the PCR limiter; only one of them may be enabled using the configuration bit 3 (ABR-FWD enable;)
ER(15:0)	FFFFh	If Config[3] = 1 ER extracted from received FRM cells; If Config[3] = 0 ER extracted from received BRM cells; used for RSC



3.6.9.4 AVT Context RAM Section for VBR Shaping Support

In VBR shaping mode, one connection entry requires one AVT Context RAM section with a total of four double words. Since the AVT table is accessed from the external micro controller via a 16-bit transfer register, the VBR connection context appears as a 16-bit organized table with 8 entries as shown in **Table 3-57**:

Table 3-57 AVT Context Table: VBR Shaping (Table Layout)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Con	fig(6:	0)						TET	Г(23:1	6)					
1	TET	(15:0))													
2a	ST1	(12:0)										ST	0(12:	10)	
3a	ST0	(9:0)									STf	(5:0)				
2b	unu	sed									•			VD.	T(18:	16)
3b	VDT	(15:0))											-		
4	unu	sed	TeV	Ten	nit(12	:0)										
5	tauS	S(15:0))													
6	TS(15:0)															
7	TP(15:0)															

Note: Entry 2/3 is used for 2 purposes:

- a) Internal Relog-Relog/Reschedule: two possible ST values for low and high priority cells
- b) Relog/Reschedule-Emit: VDT of next cell

Table 3-58 AVT Context Table: VBR Shaping Parameter Description

Parameter	Initial Value	Comment
Config(6:0)	configure	See Section 3.6.9.5 for mapping
tauS(15:0)	configure	Delay tolerance parameter tau for SCR extension (15:10) and integer (9:0) part
TP(15:0)	configure	Rate parameter for peak rate limiter integer (15:6) and fractional (5:0) part
TS(15:0)	configure	Rate parameter for SCR-Leaky Bucket integer (15:6) and fractional (5:0) part
TET(23:0)	don't care	Theoretical Emit Time for SCR
VDT(18:0)	don't care	Virtual departure time of cell extension (18:16), integer (15:6) and fractional (5:0) part



Table 3-58 AVT Context Table: VBR Shaping Parameter Description (cont'd)

Parameter	Initial Value	Comment
ST0(12:0)	don't care	Scheduled departure Time for CLP=0 cell extension (12:10) and integer (9:0) part
ST1(12:0)	don't care	Scheduled departure Time for CLP=1 cell extension (12:10) and integer (9:0) part
STf(5:0)	don't care	Scheduled departure Time common fractional part for CLP=0 and CLP=1
TeV	0	Temit valid
Temit(12:0)	don't care	Real Emit Time



3.6.9.5 Common AVT CONFIG Field

The first word (WORD0) of each entry defines the entry type (inactive, ABR, VBR) with its respective submodes. The mapping of the 7 configuration bits Config(6:0) is summarized in **Table 3-59**.

Table 3-59 Config(6:0) Bit Map

		, , , , , , ,		
Config field bit	absolute WORD bit	Function		
Bit 6	Bit 15	ERC enable	if '1' then ERC functions e	enabled
Bit 5	Bit 14	ABR enable	'1': ABR Mode	'0': VBR Mode
Bit 4	Bit 13	ABR-VS/VD enable; Core select	'1': VS/VD Mode '0': ER Mode	'0': upstream core 1': downstream core
Bit 3	Bit 12	ABR-FWD enable; VBR mode	ER: '1': BRM cell update '0': FRM cell update VS/VD: '1': downstream rate ctrl. '0': upstream rate ctrl.	'0': VBR1 '1': VBR2 and VBR3
Bit 2	Bit 11	ABR-BIDIR enable	'1': Bi-directional mode enabled '0': Uni-directional mode enabled	CLP (used internally, default don't care)
Bit 1	Bit 10	ABR-RSC enable	'1': Reactive Switch Control enabled	STvalid (used internally, def. 0)
Bit 0	Bit 9	unused	unused	TETvalid (used internally, def. 0)

Note: For both ABR-ER and ABR-VS/VD, the configuration bit field Config(6:0) in WORD8 is ignored and may be set to 0.

Note: Uni-directional mode is not supported in first firmware version.



3.6.10 ERC Message Interface

3.6.10.1 RM Cell FIFO Organization (IOP/FW View)

The ABM-P core extracts the first 7 dwords of every incoming RM Cell, prepends the QID of the respective connection and forwards the resulting RM Cell dataset to the RM FIFO. The IOP always sees the first entry of the RM FIFO, i.e. the longest waiting RM cell.

The format of the RM FIFO entries is shown in Table 3-60:

Table 3-60 RM Cell FIFO Entry (16 bit IOP View)

w\b	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	QID(10:0)									
2	VPI(11:0)											VCI(15:12)			
3	VCI(11:0)											PTI			С
4	UDF	DF1(7:0) UDF2(7:0)														
5	ID(7:	D(7:0) DIR BN CI NI RA reserved														
6	ER(1	R(15:0)														
7	CCR	(15:0))													
8	MCF	?(15:0	D)													
9	Que	ueLe	ngth(31:16) (no	t sup	oorte	d)								
10	Que	ueLe	ngth(15:0)	(not	suppo	orted))								
11	Sequ	uence	Num	ber(3	1:16	(not	supp	ortec	i)							
12	Sequ	uence	Num	ber(1	5:0)	(not s	uppo	rted)								
13	don't	care	;													
14	unus	ed														
15	unused															

Note: Using the 4-bit SubAddress, the IOP can directly access any of the 16 words.

Remarks on RM FIFO fields:

Words 2 - 15 are copied literally from the RM cell. Shaded regions are not used.

ID(7:0) Protocol Identifier (should be 1 for ABR)

value forwarded but not evaluated by HW, optionally in FW: if not 1

then discard RM cell fragment.



3.6.10.2 Emit FIFO Organization (IOP/FW View)

This FIFO stores Emit and time-out events from both cores. Each event is stored in 3 successive 16-bit words. The mapping of the parameters in the 3 words depends on the event type:

Table 3-61 Emit FIFO Entry for Emit Events

w/b	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	-	Tnow	(19:1	6)	Core	QID(10:0)										
1	0	0		Qlen(13:0)												
2			Tnow(15:0)													

Core Indicates upstream(0) or downstream (1) emit event

QID(10:0) 2k-1 QID (range 1 to 2047), only 1k-1 (even numbers) used for ABR;

QID 0 is reserved for CRT bypass

Tnow(19:0) Cell emit time for rate calculation in ER algorithm. Tnow counts cell

cycles. The granularity Tnow is defined by the global parameter TstepC, located in Register 70 "USCONF/DSCONF" on Page 295

and calculated as follows:

Granularity of Tnow = 2 ** TstepC

Qlen Queue length from Buffer Manager for ER algorithm

Table 3-62 Emit FIFO Entry for Time-out Events in VS/VD Mode

w/b	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	Core	Core QID(10:0)										
1	ToT	ToA	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Core Indicates upstream(0) or downstream (1) rate control

QID(10:0) 2k-1 QID (range 1 to 2047), only 1k-1 (even numbers) used for ABR;

QID 0 is reserved for CRT bypass

ToT 1 if time-out event Trm (set by SCAN)
ToA 1 if time-out event ADTF (set by SCAN)

Table 3-63 Emit FIFO Entry for Time-out Events in ER Mode

w\b	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	Core	Core QID(10:0)										
1	ToF	ТоВ	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Core Indicates upstream(0) or downstream (1) time-out event

QID(10:0) 2k-1 QID (range 1 to 2047), only 1k-1 (even numbers) used for ABR;

QID 0 is reserved for CRT bypass

ToF 1 if time-out in forward direction
ToB 1 if time-out in backward direction

3.6.11 QCIT: Congestion Indication Table

The function of the QCIT table (for 8192 downstream queues) is to determine the per queue threshold that triggers the queue congestion indication toward the QCI interface. "Queue Congestion Indication Table Transfer Register" on Page 286 provides the details.



4 Operational Description

4.1 Basic Device Initialization

The following actions are recommended to be performed after reset to prepare the ABM-P chip for operation:

Basic settings

- Configure clocking system (DPLLs)
- Check register reset values
- Initialize SDRAM
- · Reset internal tables (RAM)

ABM-P diagnostic possibilities

- · Check all internal RAM and register values
- · Check external RAM

Data path setting and initial queueing and scheduling initialization

- Set MODE1 and MODE2 registers (Uni-directional Mode or Bi-directional Mode)
- Configure UTOPIA Interfaces: modes, number of PHYs
- Set global thresholds
- · Initialize traffic class tables
- Set interrupt mask registers
- · Programming of Scheduler output rates
- Programming of Empty Cell Rate generator
- Programming of Common Real Time Queue rate
- Assignment of Scheduler Blocks to PHYs at switch egress side
- · Assignment of Scheduler Blocks to switch outputs at ingress side
- · Initialization of IOP variables

Refer to the detailed register descriptions in **Chapter 7** for a complete picture of the necessary initializations.

4.2 Basic Traffic Management Initialization

To set up a connection, the complete table structure must be established:

 $LCI \rightarrow QID \rightarrow SBID$ and

LCI → QID → TCID



(see Figure 4-1). Additionally, bandwidth and buffer space reservations must be performed (see below). Depending on the traffic class, special functions must be enabled; for example: ABR feedback enable or EPD/PPD for UBR.




Figure 4-1 Parameters for Connection Setup (bit field width indicated)



Figure 4-1 refers to the following parameters:

ABM-P Transfer Register	Parameter	Description	See page
LCI0	CLPT	If set, the CLP bit of the cells is ignored. (not to be set for GFR; optional for ABR and UBR)	7-238
	ABMcore	Selects upstream or downstream ABM-P Core in the Uni-directional Mode	7-238
LCI1	DnQID	Points to the queue assigned to this connection in the downstream direction	7-239
	Dnflags	PPD(0), EPD(1), EOP(2)	7-239
LCI2	UpQID	Points to the queue assigned to this connection in the upstream direction	7-240
	Upflags	PPD(0), EPD(1), EOP(2)	7-240
QCT0	QueueLength	Status value (Read only)	7-261
	SBID	Selects the Scheduler Block	7-261
	QIDvalid	Enables queue; if cleared, cells directed to this queue are discarded and interrupt QID-INV (see 7-356f.) occurs	7-261
	TCID	Selects the Traffic Class	7-261
QCT1	ABRdir	Selects the ABM-P Core in which RM cell update is made for ABR connections	7-261
	VS/VDen	Enables ABR-VS/VD (ERC unit) functions for this queue	7-261
	RSall	Enables the dummy queue function	7-261
	DQac	Status bit	7-261



ABM-P Transfer Register	Parameter	meter Description	
	MinBG	Minimum buffer guaranteed per queue	7-264
QCT2	MGID	Selects the VC-Merge Group the queue is assigned to	7-264
	MGconf/DQsch	Command bit to enable merge group assignment or dummy queue status indication	7-264
SBOC0	DBAThCross	DBA threshold crossing indication	7-272
	BufMax	Defines maximum number of non-guaran- teed cells allowed in the entire buffer for this traffic class	7-244
тсто	BufEPD	Defines threshold for EPD/maximum ¹⁾ for this traffic class for the entire buffer	7-244
	QueueCiCLP1	Combined threshold for each queue for CI indication (ABR) and CLP=1 cell discard in case of CLPT=0	7-244
	QueueMax	Defines threshold for each queue for this traf- fic class	7-247
TCT1	BufCiCLP	This 8-bit value determines a global cell filling level threshold with a granularity of 1024 cells that triggers early packet discard (EPD) for CLP=1 tagged frames used by GFR traffic class service (low watermark)	7-247
TCT2	SBCiCLP This threshold determines a maximum number of low priority cells allowed to be stored per scheduler block with a granularity of 64 cells		7-250



	 	<u> </u>	
ABM-P Transfer Register	Parameter	Description	See page
	DH	Selects the hysteresis value for threshold evaluation	7-253
	ABRen	If set, binary ABR marking by ABM-P core is enabled	7-253
	ABRVp	(ABR service category) relating to the VP or to the individual VC, respectively; If set, congestion is indicated via VP RM cells (F4 flow)	7-253
	EPDen	If set, EPD is enabled	7-253
	PPDen	If set, PPD is enabled	7-253
тст3	SCNT	Selects whether accepted packets or cells are counted	7-253
	CntLPDBA	Selects whether low and high priority cells are counted separately for DBA thresholds	7-253
	GFRen	This bit enables a modified EPD threshold evaluation for GFR traffic	7-253
	CLPTransDBA	Specifies whether the CLP bit of cells belonging to this connection is evaluated or not for DBA threshold checks and counters.	7-253
	TrafClassMax	Defines maximum number of cells for this traffic class	7-253
	SBMax	Defines threshold for the number of cells of this traffic class allowed in the associated Scheduler	7-253
QPT1	flags	Initialization value	7-298



ABM-P Transfer Register	Parameter	Description	See page
QPT2	RateFactor	Select value of peak rate limiter	7-302
QI IZ	WFQFactor	Weight of scheduler input in 16,320 steps	7-303
SCTI	IntRate	Integer part of incremental value for Scheduler output rate	7-309
0011	Init	Initialization value for SB counter	
	UTOPIAPort	Specify UTOPIA port for this scheduler	7-309
SCTF FracRate		Fractional part of incremental value for Scheduler output rate	7-318

mixed threshold: EPD if enabled; otherwise, maximum threshold

4.2.1 Setup of Queues

Before assigning a connection to a new queue, it should be verified to be empty, as some cells could remain from the previous connection. A queue is emptied by setting it 'invalid' while maintaining the scheduling parameters. An invalid queue will not except further cells; cells will be scheduled and de-queued, but not transmitted to the UTOPIA Interface. The queue length can be monitored by the external microprocessor.



4.2.2 Programming Queue Scheduler Rates and Granularities

4.2.2.1 Scheduler Block Scheduler

The aggregate theoretical **peak cell rate** of the SBS is calculated as follows:

$$PCR_{SBS} = \frac{SYSCLK}{32}$$
 [cells/s] (4)

SYSCLK designates the core clock frequency. Each cell cycle needs 32 clock cycles. With the core SYSCLK = 51.84 [MHz] we have PCR_{SRS} = 1620000 [cells/s].

This corresponds to 686,8 [Mbit/s] for 53 byte cells

Note: Due to the need to perform internal SDRAM refresh cycles, the PCR_{SBS} contains empty cells. A discussion on the empty cell rate PCR_{empty}, which restricts the maximum scheduler block rate is contained in **Section 4.2.2.4**.

4.2.2.2 Programming the Scheduler Block Rates

For the peak cell rate of an SB we can have PCR_{SB} = PCR_{SBS} - PCR_{empty}.

In the following, let LC denote the logical channel assigned to an SB. Recall that a logical channel can subsume the whole output port or an reasonable subdivision.

Let CCR_{SB} denote the **configured cell rate** of an SB (i.e. the desired output cell rate).

 $CCR_{SB(LC)} = PCR_{LC}$ must be chosen to match the peak cell rates of the LC as close as possible. Both permanent overload, leading to UTOPIA backpressure, and permanent underload, leading to poor channel utilization, should be avoided.

Overall, the following holds

$$\sum_{LC} CCR_{SB(LC)} \le PCR_{UTOPIA} \tag{5}$$

Note: For short periods of time PCR_{SB} as defined above can occur internally, independent of the particular CCR_{SB}

Deriving Internal Parameters from a Given CCR_{SB}

Internally the scheduler block output cell rate CCR_{SB} is represented by two parameters:

 $T_{SB(i)}$ [13:0], the 14 bit integer division factor

 $T_{SB(f)}$ [7:0], the 8 bit <u>fractional</u> division factor

These parameters are dimensionless and thus only indirectly represent the output rate. The following formulas show how to derive the two parameters assuming a given desired output rate CCR_{SB}:

Data Sheet 138 2001-12-17



First, a dimensionless floating point number T_{SB} is calculated from CCR_{SB} as follows:

$$T_{SB} = \frac{SYSCLK}{32 \times CCR_{SB}}$$
 (6)

with T_{SB} constrained internally to

$$T_{SB} \le 2^{14} - \frac{1}{2^8} \tag{7}$$

Therefore $T_{SBmax} = 16383,99609$.

Given a particular T_{SB}, the internal parameters for the SB rate can be calculated:

The integer division factor is calculated as:

$$\mathsf{T}_{\mathsf{SB}(\mathsf{i})} = |\mathsf{T}_{\mathsf{SB}}| \tag{8}$$

The fractional division factor is calculated as:

$$T_{SB(f)} = \min(\left[\langle T_{SB} - \left[T_{SB} \right] \rangle \times 2^{8} \right], 255)$$
 (9)

with $\lfloor X \rfloor$ designating the integer part of X and $\lceil X \rceil$ designating the next integer greater or equal to X.

The integer and fractional division factor defined above are referred to as **IntRate** and **FracRate** in the register description. Refer to "USCTI/DSCTI" on Page 309 and "USCTFT/DSCTFT" on Page 318.

The minimum cell rate possible in an SB is configured with T_{SBmax} according to:

$$MCR_{SB} = \frac{SYSCLK}{32 \times T_{SBmax}}$$
 (10)

The following **Table 4-2** shows the rate limits for the SB as a function of the system clock SYSCLK.

Table 4-2 Scheduler Block Rate Limits

SYSCLK [MHz]	Cell cycle [ns]	PCR _{SB} [cells/s]	MCR _{SB} [cells/s]	MBR _{SB} [bit/s] (53)
51.84	617	1556000	98.8769	41924
60	533	1811000	114.4409	48523

In **Table 4-3**, the numerical values of the integer and fractional divisors are shown for different <u>desired</u> CCR_{ss}. Due to the limited resolution of the internal rate representation,



the <u>delivered</u> CCR_{SB} measured at the scheduler output does not always match exactly the desired CCR_{SB} . The delivered CCR_{SB} is calculated by:

$$CCR_{SB} = \frac{SYSCLK}{32 \times \langle T_{SB\langle i \rangle} + \frac{T_{SB\langle f \rangle}}{256} \rangle}$$
(11)

Table 4-3 SB Rate Calculation Examples for SYSCLK = 51.84 MHz

Desired CCR _{SB} [cells/s]	T _{SB}	T _{SB(i)}	T _{SB(f)}	Delivered CCR _{SB} [cells/s]
4830	335.4037	335	104	4829.963
353108	4.5878	4	151	352953.191
1412429	1.1469	1	38	1410612.245

The deviation of the delivered CCR from the desired CCR is always less than 1 % and improves towards lower CCR.

Scheduler Block Burst Limitation

Per scheduler block cell bursts can occur due to previously unused cell cycles. Each SB has an event generator that determines when this SB should be served based on the programmed SB rates. Because several SB may share one UTOPIA interface, it can happen that events cannot be served immediately due to active cell transfers of previous events. Such 'unused cell cycles' are counted and can be used for later cell bursts allowing a near 100% SB rate utilization. Cell bursts due to this mechanism are not rate limited.

The maximum burst size (MBS) generated due to previously counted 'unused cell cycles', is controlled by bit field MaxBurstS(3:0) in the range 0..15 cells (a minimum value of at least 1 is recommended). MaxBurst is programmed in registers "UECRI/DECRI" on Page 312.

Per SB MBS dimensioning depends on the burst tolerance (BT) of subsequent devices (buffer capacity and backpressure capability).

For example, if PHY(s) connected to the ABM-P do not support backpressure and provide a 3-cell transmit buffer, a value in the range 1..3 is recommended to avoid PHY buffer overflows resulting in cell losses (e.g. typical for ADSL PHYs connected to the ABM-P).

If a PHY is connected that supports port specific backpressure to prevent its transmit buffers from overflowing or provides sufficient buffering, the maximum value of 15 can be programmed, guaranteeing a near 100% scheduler rate utilization.

Data Sheet 140 2001-12-17



4.2.2.3 Programming the Common Real-Time Bypass

The Common Real-Time bypass (CRT) is denoted by the reserved logical queue identifier QID = 0. The rate assigned to the CRT bypass is programmed in the same way as the SB rates. The parameters **CRTIntRate** and **CRTFracRate** are described in registers "UCRTRI/DCRTRI" on Page 327 and "UCRTRF/DCRTRF" on Page 328.

4.2.2.4 Programming the SDRAM Refresh Empty Cell Cycles

The programming of the rate for the internal SDRAM refresh generator is done by calculating the integer and fractional parts of the dimensionless value T_{empty} according to the SB formulas (**Equation (8)** and **Equation (9)**).

 T_{empty} is constrained by the need to allow a minimum number of <u>empty cell cycles</u> for the internal SDRAM refresh generator according to:

$$T_{empty} \le \frac{SYSCLK \times RefreshPeriod}{32 \times RefreshCycles}$$
 (12)

Given values of RefreshPeriod = 64ms, RefreshCycles = 4096 then

at SYSCLK = 51.84 MHz,
$$T_{empty} = 25.3125$$
, $T_{empty(i)} = 25$, $T_{empty(f)} = 80$

at SYSCLK = 60 MHz,
$$T_{empty} = 29.2968$$
, $T_{empty(i)} = 29$, $T_{empty(f)} = 76$

This renders PCR_{empty} = 64000 [cells/s] in both cases.

In case additional bandwidth needs to be reserved (e.g. for multicast operation in subsequent devices), a second maximum condition for parameter T_{emptyMC} can be derived depending on the empty cell rate required for multicast bandwidth reservation.

The cell rate for the empty cell cycles PCR_{empty} is programmed by setting $T_{empty(i)}$ and $T_{empty(i)}$, referred to as **ECIntRate** and **ECFracRate** in the corresponding registers "UECRI/DECRI" on Page 312 and "UECRF/DECRF" on Page 313.

4.2.2.5 Programming the PCR Limiter

For each logical queue, an optional peak rate shaper can be programmed.

Each cell passing the PCR limiter needs at least 2 cell cycles to emit. This limits the maximum PCR that can be shaped to:

$$PCR_{RSmax} = \frac{SYSCLK}{32} \times \frac{1}{2}$$
 [cells/s] (13)

The resolution of the PCR limiter is determined by the global parameter TstepC, common for all shapers in an ABM-P core.

Data Sheet 141 2001-12-17



TstepC is configured per direction by the field TstepC[2:0] described in "USCONF/DSCONF" on Page 295. Internally the shaper use a derived value Tstep with the following interpretation:

$$Tstep = 2^{TstepC - 8}$$
 (14)

This renders Tstep in the range 1/2 ... 1/256.

Smaller values for TstepC and in consequence Tstep imply lower shaping rates.

Given a particular TP, the resulting PCR shaping rate is calculated as follows:

$$PCR_{RS} = \frac{SYSCLK}{32} \times Tstep \times \frac{64}{TP}$$
 (15)

Vice versa, for a given PCR, the corresponding TP value is calculated as:

$$TP = \left\lceil \frac{SYSCLK}{32} \times Tstep \times \frac{64}{PCR_{RS}} \right\rceil$$
 (16)

The value of parameter TP is constrained internally to:

$$TP \le 2^{16} - 2^6 \tag{17}$$

Therefore, $TP_{max} = 65472$.

Though possible to specify, very low values of TP do not make much sense, because the shaper is limited by PCR_{RSmax} in any case (see **Equation (13)**). Together with **Equation (15)** this leads to the following constraint on TP:

$$TP \ge \max(1, Tstep \times 128) \tag{18}$$

The following special case must be considered:

TP = 0 disables the shaper, connecting the queue directly to the level 1 schedulers (RR / WFQ).

Data Sheet 142 2001-12-17



Table 4-4 shows minimum PCR shaper rates for all the possible values of TstepC calculated at a SYSCLK of 51.84 MHz and 60 MHz with TPmax and Equation (15).

Table 4-4 Minimum Shaper Rates as a Function of TstepC and SYSCLK

		SYSCLK = 51.8	84 [MHz]	SYSCLK = 60 [MHz]		
TstepC	1/Tstep	PCR _{RSmin} [cells/s]	PBR _{RSmin} [bit/s]	PCR _{RSmin} [cells/s]	PBR _{RSmin} [bit/s]	
0	256	6.185	2622	7.160	3036	
1	128	12.371	5245	14.320	6072	
2	64	24.743	10491	28.639	12143	
3	32	49.487	20982	57.278	24286	
4	16	98.975	41965	114.555	48572	
5	8	197.950	83930	229.110	97143	
6	4	395.900	167861	458.219	194285	
7	2	791.800	335723	916.437	388569	

The accuracy of the shaping rate is defined as:

$$acc_{PCR} = \frac{PCR_{in} - PCR_{out}}{PCR_{out}}$$
 (19)

with PCR_{in} denoting the <u>desired</u> PCR and PCR_{out} denoting the <u>delivered</u> PCR, which is always less than PCR_{in} .

PCR_{out} is calculated by first deriving TP from PCR_{in} in **Equation (16)** and then substituting TP in **Equation (15)**.

The accuracy improves towards lower shaping rates and higher values of TstepC.

Note: The improvement is not monotonic and depends on the rounding error made at the calculation of TP. However, from the formulas given above, it can be deduced that the accuracy is always better than:

$$acc_{PCR} \le \frac{PCR_{in}}{2 \times SYSCLK \times Tstep}$$
 (20)

Data Sheet 143 2001-12-17



Table 4-5 shows the accuracy of the shaping rate at some characteristic rates for three selected values of TstepC.

Table 4-5 Shaper Accuracy as a Function of desired PCR and TstepC

	acc _{PCR} at SYSCLK = 51.84 [MHz]							
desired PCR	TstepC = 0	TstepC = 4	TstepC = 7					
32	0.000059	not possible	not possible					
64	0.000138	not possible	not possible					
170	0.000271	0.000009	not possible					
4830	0.001774	0.000286	0.000007					
101957	0.006934	0.006934	0.001081					
353108	0.425621	0.034140	0.001288					

Regarding the inevitable jitter (CDV) produced by the rate shaper due to its limited accuracy, it improves towards higher shaping rates and higher values of TstepC.

The value of parameter TP derived above is programmed into the field **RateFactor** in register "UQPT2T0/DQPT2T0" on Page 302.

Note: A value of 0 in field RateFactor disables both the PCR limiter and the leaky bucket shaper. Values other than 0 in field RateFactor are ignored for queues with an additional leaky bucket shaper enabled. The parameter TP defined there overrides. See Section 4.2.2.6.

4.2.2.6 Programming the Leaky Bucket Shaper

Regarding the Leaky Bucket Shaper, the formulas given previously in **Section 4.2.2.5** apply accordingly when substituting SCR for PCR and TS for TP.

In addition, given MBS, the parameter tauS is calculated as:

$$tauS = (MBS - 1) \times \left(\frac{TS - TP}{64}\right)$$
 (21)

with tauS constrained internally to:

$$tauS \le 2^{16} - 2^{10} \tag{22}$$

Therefore, $tauS_{max} = 64512$.



Given a particular tauS, the burst tolerance BT and the corresponding MBS produced by the leaky bucket shaper is calculated as:

$$BT = \frac{tauS}{Tstep} \times \frac{32}{SYSCLK}$$
 [sec] (23)

and

$$MBS = \left| 1 + \frac{tauS \times 64}{TS - TP} \right|$$
 [cells] (24)

The maximum BT has been derived from $tauS_{max}$ and is shown in **Table 4-6** for different values of TstepC and SYSCLK.

Table 4-6 Maximum BT as a Function of TstepC and SYSCLK

		ВТ	[s]
TstepC	1/Tstep	SYSCLK = 51.84 [MHz]	SYSCLK = 60 [MHz]
0	256	10.192	8.807
1	128	5.097	4.403
2	64	2.548	2.201
3	32	1.274	1.100
4	16	0.637	0.550
5	8	0.318	0.275
6	4	0.159	0.137
7	2	0.079	0.068

Refer to "AVT Context Table: VBR Shaping (Table Layout)" on Page 126 for a detailed description and layout of the parameter fields.

Data Sheet 145 2001-12-17



4.2.2.7 Guaranteed Cell Rates and WFQ Weight Factors

The total WFQ scheduler rate is calculated as follows:

$$GCR_{WFO} = CCR_{SR} - ECR_{RT(SR)}$$
 (25)

with CCR_{SB} being the configured SB rate as defined in **Section 4.2.2.2** and $ECR_{RT(SB)}$ being the effective cell rate of the high priority RR scheduler in the SB.

 GCR_{WFQ} is distributed to the queues in proportion to the queue's relative weight factor 1/ T_{WFQ} .

The guaranteed cell rate for connection i is calculated according to:

$$GCR_{i} = \frac{GCR_{WFQ}}{T_{WFQ(i)} \times \sum_{\forall k \in Active \, Queues} 1/T_{WFQ(k)}}$$
(26)

with T_{WFO} constrained internally to:

$$T_{WFO} \le 2^{14} - 2^6 \tag{27}$$

Therefore, $T_{WFOmax} = 16320$.

The minimum guaranteed cell rate at a given GCR_{WFO} is therefore:

$$GCR_{min} = \frac{GCR_{WFQ}}{T_{WFQmax}}$$
 (28)

Assuming a fixed given GCR_{min} , then for any given $GCR >= GCR_{min}$ the corresponding T_{WEQ} can be calculated as:

$$T_{WFQ} = \left[\frac{GCR_{min} \times T_{WFQmax}}{GCR} \right]$$
 (29)

The integer function in equation above selects the next smaller value of the integer T_{WFQ} , that is to say, the weight factor is higher than required and, thus, the queue is served slightly faster in order to guarantee the rate.

Two special cases must be considered:

 $T_{WEO} = 0$ is used to assign the queue to the <u>high priority round robin scheduler</u>.

T_{WFO} = 16383 is used to assign the queue to the <u>low priority round robin scheduler</u>.

T_{WFQ} is referred to as parameter **WFQFactor** in the register description "**UQPT2T1**/ **DQPT2T1**" on Page 303.

Data Sheet 146 2001-12-17



4.2.3 ABM-P Configuration Example

In this section, a popular mini-switch scenario (Figure 4-7) is used to describe the most important points for the software configuration of the ABM-P. Among other things, the following fixed assignments can be made in software by the user:

- Assignment of Schedulers to PHYs and programming of Scheduler output rates
- Definition of the necessary traffic classes
- Assignment of the queues to the traffic classes
- Assignment of the queues (QIDs) to the Schedulers (SBIDs)

Assignment of Schedulers and Programming Output Rates

The ABM-P has 256 Schedulers (128 in the upstream direction and 128 in the down-stream direction). In this example each xDSL device is assigned to a separate Scheduler (this guarantees each xDSL device a 2-Mbit/s data throughput without bandwidth restrictions caused by the other xDSL devices); then, 255 xDSL devices can be connected. The 256th Scheduler will be occupied by the E3 uplink to the public network. The assignment of the Schedulers to the PHYs is totally independent and even such a strong asymmetrical structure as in (Figure 4-7) can be supported. The output rates of the Schedulers must be programmed in such a way that the total sum does not exceed 622 Mbit/s (payload rate). From the example, the following result is derived: 255 x 2 Mbit/s + 1 x 34 Mbit/s = 544 Mbit/s \leq 622 Mbit/s.




Figure 4-7 ABM-P Application Example: DSLAM



Definition of Necessary Traffic Classes

The ABM-P allows up to 16 traffic classes to be defined by Traffic Class Table RAM entry via the registers TCT0 to TCT3 (see **Page 244**f). In this example, there are 3 traffic classes:

- CBR (real-time) = traffic class 1
- GFR (non-real-time) = traffic class 2
- UBR (non-real-time) = traffic class 3

Assignment of the Queues to the Traffic Classes

Each queue must relate to a defined traffic class according to the Queue Configuration Table RAM entry via the TCID(3:0) bits of the QCT table.

Assignment of the Queues (QIDs) to the Scheduler Blocks (SBIDs)

Every Scheduler Block (SB) possesses a certain number of queues depending on the assignment by the user of the SBID(5:0) bits of register "QCT1" on Page 261. In the example, every ADSL device has four data connections so that four queues per SB are necessary. Each SB of the ABM-P has one real-time queue and an arbitrary number of non-real-time queues. For SB 0..254, indicate that the first queue belongs to Traffic Class 1, the 2nd and 3rd Queue to Traffic Class 2, and the 4th Queue to Traffic Class 3. There are 1020 (1..1020) queues altogether for SB 0..254. The 256th SB must be able to serve the 255 xDSL devices (255 SBs and appropriate queues). Thus, SB 255 has 255 x 2 = 510 non-real-time queues as every SB from 0..254 possesses two GFR non-real-time queues (GFR has a guaranteed minimum rate; thus, each GFR queue needs a per VC queueing). The 255 UBR queues of SBs 0..254 need only one UBR queue at the 256th SB as UBR has no guaranteed minimum rate. As every SB has only one real-time queue, the 255 real-time queues from SBs 0..254 flow into the one real-time queue of SB 255. Therefore, SB 256 needs the assignment of 510 (GFR) + 1 (UBR) + 1 (CBR) = 512 queues.

4.2.4 Normal Operation

In normal operation, no microprocessor interaction is necessary as the ABM-P chip does all queueing and scheduling automatically. For maintenance purposes, periodically the microprocessor could read out the counters for buffer overflow events. Some overflow events may also be programmed as interrupts.

The only instance of permanent microprocessor interaction is operation of the dynamic bandwidth allocation protocol. In this case, the microprocessor must permanently check the fill thresholds of the upstream SBs and adjust their output rates accordingly.

In case of static bandwidth allocation, all rate adjustments are made only at connection setup or teardown.



4.2.5 Bandwidth Reservation

Due to the WFQ Scheduler concept of the ABM-P, the Connection Acceptance Check (CAC) is very simple:

 Check if the Guaranteed Rate of the connection fits within the spare bandwidth of the Scheduler.

For the definition of the Guaranteed Rate, see **Table 3-24**. Mathematically, the CAC can be reduced to the following formulas:

For all connections make sure that no overbooking of the configured scheduler output rate CCR_{out} occurs, i.e.:

$$\sum_{i} GCR_{i} = CCR_{out}$$
 (30)

For real-time connections, (CBR, rt-VBR) **Equation (30)** is the only condition required. For non-real-time connections or connections using the WFQ scheduler, additional conditions must be fulfilled.

VBR, ABR and UBR+ connections must be setup in per VC queueing configurations, that is, an empty queue must be found for the connection. The Guaranteed Rate determines the weight of the queue.

4.2.5.1 Bandwidth Reservation Example

As an example, an access network multiplexer is assumed with ADSL lines and an E3 uplink. CBR and UBR+ connections are supported. A minimum Guaranteed Rate of GR_{min} = 19.2 Kbps is selected. This allows GR up to 314.57 Mbit/s with increasing granularity for higher values.

This behavior is well suited to the Guaranteed Rates which are minimum or sustainable rates. The values for MCR and SCR will be well below 10 Mbit/s for public networks. In high speed LANs with high MCR and SCR values, a higher minimum rate could be selected.

Additionally, it is assumed that three types of line interfaces (PHY) exist in the system: 34 Mbit/s for the uplink, ADSL rates of 8 Mbit/s downstream, and 0.6 Mbit/s upstream. For each PHY, a maximum possible weight factor 1/n exists: $n_{max} = 9$, $n_{max} = 39$, and $n_{max} = 524$, respectively.

Two types of non-real-time connection are defined with Guaranteed Rates of 100 kbit/s and 20 Kbps with the weight factors 1/n, $n_{100} = 3146$ and $n_{20} = 15730$, respectively. The 100 Kbps connections would be used for the downstream direction, and the 20 Kbps connections for the upstream direction. **Table 4-8** provides the maximum number of connections possible on each PHY.



Table 4-8 Number of Possible Connections per PHY

PHY	GR = 100 Kbps	GR = 20 Kbps
34 Mbit/s	349	1747
8 Mbit/s	80	403
0.6 Mbit/s	6	30

For example, if the maximum number of connections for each Subscriber is fixed (such as 5 data connections), the queues can be pre-configured for each Subscriber so that only the LCI assignment must be changed when a connection is setup or released.

4.2.6 Buffer Reservation

In addition to the bandwidth reservation, buffer space must be assigned by the appropriate setting of discard thresholds.

Figure 4-9 shows an example of threshold configurations for four traffic classes (real-time, nrt-VBR, GFR, UBR).




Figure 4-9 Example of Threshold Configuration



4.2.7 Support of Standard ATM Service Categories

The following sections provide some insight into how the ABM-P supports connections belonging to the well known ATM Forum service categories.

4.2.7.1 CBR Connections

These connections should use the real-time bypass of the respective scheduler block. However, if two priority levels for real-time connections must be offered, a slightly lower real-time performance can be achieved by using the WFQ scheduler with maximum weight. In this case, the bandwidth must fit into the WFQ scheduler (conditions (1) and (2) in "Bandwidth Reservation" on Page 149).

4.2.7.2 rt-VBR Connections

These connections can be treated like CBR connections with a guaranteed cell rate less than or equal to the Peak Cell Rate (PCR). Depending on the behavior of the sources, a statistical benefit could be obtained by reserving less than PCR.

As an example, assume 1000 connections with compressed voice are multiplexed on a link. PCR is 32 Kbps, but on average only 16 Kbps. SCR is 8 Kbps. Hence, instead of reserving 32 Mbit/s for the ensemble of connections, only 16 Mbit/s must be reserved. The large number of connections guarantees that the mean sum rate of 16 Mbit/s is exceeded only with a negligible probability.

4.2.7.3 nrt-VBR Connections

For these connections, the three parameters PCR, SCR, and MBS are given. One queue is reserved for each nrt-VBR connection with SCR programmed as the weight of the respective Scheduler queue. The maximum queue size is set to MBS plus approximately 100 cells for cell level bursts. If the buffer space reserved for nrt-VBR connections is set to the sum of all MBS, it is guaranteed that no cell is lost. However, with a large number of nrt-VBR connections, the total reserved buffer can be smaller with a negligible number of cell losses.

For the PCR, no adjustment is necessary as the rates of the queues of a Scheduler always adjust automatically to the maximum possible values.

As an option for network endpoints, for both rt-VBR and nrt-VBR the PCR and SCR may be shaped by the PCR limiter and SCR leaky bucket shaper as described in **Chapter 3.4.2.4**. This is useful at network boundaries (UNI/NNI) to provide conforming traffic to the subsequent policer.

4.2.7.4 ABR Connections

It is recommended that ABR connections be configured with per VC queueing and with the peak rate limiter for the queue enabled. Further on, ABR logical queues are always

Data Sheet 151 2001-12-17



assigned to the WFQ scheduler of the ABM-P. The weight factor of the logical queue is derived from the MCR according to the formulas given in **Chapter 4.2.2.7**.

The ABM-P in turn guarantees the MCR when per VC queueing is used and the appropriate weight factor is set for the queue. By assigning ABR connections to the WFQ scheduler, fair allocation of available bandwidth in proportion to the MCR is achieved. Connection Acceptance Control (CAC) must assure that no bandwidth overbooking occurs.

In the ABR VS/VD implementation of the ABM-P, BRM cells are inserted within the ACR for the turn-around of RM cells. Out-of-rate RM cell insertion is supported with the dummy cell mechanism.

A backward direction connection must be setup. In Bi-directional Mode, the same queue ID must be chosen in order to make the ABR functions work properly.

Binary ABR marking functions can be performed by programming an appropriate traffic class in the buffer manager. For ABR explicit rate or VS/VD functions, the ERC unit must be programmed accordingly for the same QID.

In Uni-directional Mode, the queue ID value with the toggled LSB must be setup for the backward direction. EFCI marking in forward data cells or CI/NI marking in backward RM cells can be enabled per traffic class.

Note: Also the LCI is toggled in the Uni-directional Mode (see "LCI Translation in Mini-Switch Configurations" on Page 62).

4.2.7.5 UBR+ Connections

UBR+ connections are UBR connections with MCR. They must be setup in individual queues with the weight factor guaranteeing the MCR.

To enhance the overall throughput, the EPD/PPD function is enabled.

4.2.7.6 GFR Connections

GFR Connections are setup like UBR+ connections with a Guaranteed Rate in individual queues, with the weight factor guaranteeing the rate for the high-priority packets. The threshold for the discard for low-priority packets must be set accordingly.

4.2.7.7 UBR Connections

As described in "Bandwidth Reservation" on Page 149, one queue per Scheduler is reserved for UBR connections with the smallest weight assigned. All UBR connections share this queue. EPD/PPD can be enabled as the relevant parameters are stored per connection (LCI table).



4.2.7.8 Generic Service Classes

Besides the standard ATM Forum service categories, other generic service classes can be flexibly supported by the ABM-P.

Quality of service differentiation in terms of absolute and relative guarantees can be achieved for any traffic stream that is segmentable into the ABM-P cell format.

4.2.8 Configuration of ABR Mechanisms

Initialization of the AVT Context RAM entry is required for each ABR connection QID, to initial values as indicated in the respective tables.

4.2.8.1 EFCI Marking

Enabled per traffic class together with Relative Rate Marking by setting ABRen=1. No connection specific action required.

EFCI Marking must be globally enabled in the MODE1 register before.

4.2.8.2 Relative Rate Marking

Enabled per traffic class together with EFCI Marking by setting ABRen=1. No connection specific action required.

Relative Rate Marking must be globally enabled in the MODE1 register before.

4.2.8.3 Explicit Rate Marking

Initialization of the AVT Context RAM according to Table 3-56 "AVT Context Table: ABR-ER Parameter Description" on Page 125

4.2.8.4 VS/VD

Initialization of the AVT Context RAM according to Table 3-54 "AVT Context Table: ABR-VS/VD Parameter Description" on Page 121

4.2.9 Enhanced Rate Control Unit Initialization

After reset, the ERC unit automatically starts loading the firmware necessary for ABR-ER and ABR-VS/VD from the external serial EEPROM via the SPI interface.

In either case, firmware download completion is indicated by status bit 'FWDF' (bit 15) in register "ERCCONFO" on Page 338 that can be polled by the external microprocessor. At this time, the ERC will start to run the firmware initialization and self-test routines. Completion of firmware initialization will be reported to the external microprocessor by a message via the ERC microprocessor mailbox (ERCMB0=4000 $_{\rm H}$, ERCMB1=6A6A $_{\rm H}$).



After generating this message, the firmware is fully operative and in its "idle loop". The external microprocessor may:

- · Configure global parameters for ABR connections
- Set up connections,
- Modify/monitor connection parameters,
- · Teardown connections.

4.2.9.1 Firmware Parameter Configuration

For ABR ER and ABR VS/VD operation, some global parameters need to be defined in the Cache RAM of the IOP. These parameters can be read and written via the ERC mailbox registers (see "ERC Mailbox" on Page 113) using the commands CacheVarWrite and CacheVarRead. Refer to "ABR Parameters" on Page 99 for detailed information on ABR parameters.

The parameters Trm, TstepUp, and TstepDn can automatically be copied from the ABM-P registers by the firmware using the InitIOP command. This operation should always be performed after setting the corresponding ABM-P registers and the firmware parameters.

Table 4-10 Firmware Parameters

Name	Addr	Default	Comment
Version	02 _H	0012 _H	Major (bits 7:4) and minor (bits 3:0) firmware version
Trm	03 _H	000A _H	Upper time bound for FRM cells, automatically copied from register ERCCONF1 by firmware (default 10 for 100 ms)
Mrm	04 _H	0002 _H	Mrm (2 cells fixed)
Nrm	05 _H	0020 _H	Number of user cells per FRM cell (default 32)
CDF	07 _H	0004 _H	Cutoff Decrease Factor, given in CDF=1/(2 exp n)
QLmax	0A _H	3F00 _H	Maximum Queue Length (016383 cells). ABR VS/VD only: If Qlength exceeds QLmax CI and NI are set in RM cells, if Qlength falls below QLmax CI is reset.
QLdelta	0B _H	0200 _H	Queue Length Delta (0QLmax). ABR VS/VD only: If Qlength falls below QLmax-Qconst NI is reset in RM cells.
SysClkLo	0C _H	8700 _H	ABM-P core clock low word (default 60 MHz)
SysClkHi	0D	0393 _H	ABM-P core clock high word (default 60 MHz)
TstepUp	12 _H	0004 _H	Time Base for Rate Shaper upstream, automatically copied from register USCONF/DSCONF by firmware.



TstepDn	13 _H	0004 _H	Time Base for Rate Shaper downstream, automatically copied from register USCONF/DSCONF by firmware.
DummyQ	14 _H	0000 _H	Dummy Queue for Out-of-Rate RM cell insertion (VS/VD) (0 - disabled)

4.2.9.2 ERC Operation Modes Overview

Table 4-11 Operation Modes per Connection

		Enhan	ced Rate	e Control	(ERC) E	nabled			ERC
			ABR	Mode				VBR	off
	AE	3R Switch	ABR VS Mode	S/VD	Mode				
Forward	RM cell	Backwa	rd RM c	ell Updat	е				
Update		Bi-direc ABR	tional	Mini-Switch Mode ABR i) upstream core only ii) both cores		Bi-directional Mode	Mini-Switch Mode: i) upstream core only ii) both cores		
RSC on	RSC off	RSC on	RSC off	RSC on	RSC off	Bi-dire	Mini-S i) upst ii) bott		

Note: Uni-directional mode is not supported by first firmware version.



4.3 Connection Teardown Example

Teardown of Queues

Disabling a queue via the queue-disable bit does not clear the cells in the queue, but:

- The acceptance of the queue for new cells is disabled
- The queue is still served, but the cells are discarded internally

Normally, at the time a queue is cleared, there will be no more cells in the queue. This can be checked by reading the queue length. In case of a highly filled queue which is served slowly, the time to empty the queue could be long. To deplete the queue more quickly, its weight can be increased temporarily. However, because the discarded cells produce idle times on the UTOPIA output, the chosen weight factor should not be too high.

4.4 AAL5 Packet Insertion/Extraction

Refer to Chapter 3.2.4 for a more general description.

4.4.1 AAL5 Packet Insertion

First, the header octets are assembled from the VPI, VCI and/or LCI and written to the corresponding registers UA5TXHD0/DA5TXHD0 and UA5TXHD1/DA5TXHD1. The CPCS-UU and CPI are also provided to register UA5TXTR/DA5TXTR. The packet payload length is written to UA5TXCMD/DA5TXCMD together with the AAL5EN flag. Four octets of payload are written to the two data registers UA5TXDAT0/DA5TXDAT0 and UA5TXDAT1/DA5TXDAT1. The Status register UA5SARS/DA5SARS should be read afterwards to check the current state of the assembly unit. The assembly of the cells is done without interaction of the microprocessor.

4.4.2 AAL5 Packet Extraction

If an AAL5 interrupt indicates that an AAL5 packets has arrived first the cell header should be read. Before each access to the data registers the status register UA5SARS/DA5SARS should be read to get the current status of the extraction unit.

As long as the AAL5 status register does not indicate End of Packet (PE), the payload can be received from the data registers UA5RXDAT0/DA5RXDAT0 and UA5RXDAT1/DA5RXDAT1. This data registers should always be read together. If the PE flag is set the next read accesses to the both data registers will return the last payload octets. After this access the Status register still contains the PE flag but additionally a length information of the packet stored in the OV flags. Again the data registers are read to get the trailer of the packet (CPCS-UU and CPI) and the Status Byte. Depending on the packet length there are four possibilities for the mapping of these octets to the two data registers, indicated by the OV flags. The four cases are depicted in Figure 4-12.






Figure 4-12 AAL5 Extraction: End of packet, Trailer and Status Byte

The Status Byte returns some information about the received packet:

Bit	7	6	5	4	3	2	1	0
	unus	sed	END	ICHN	CLP	CGST	UUE	CPIE

Table 4-13 AAL5 Status Byte

Flag	Description
END	Error bit. Set if a cell with a different header is received before the end of a packet. Should not occur if VC merge is used, but the user might have a programming error.
ICHN	Invalid channel number. Indicates a change of the cell header before end of packet.
CLP	CLP=1 in at least one cell of the packet
CGST	Congestion occurred, i.e. PT(1)=1 in at least one cell of the packet
UUE	CPCS-UU value is not 0; no other action
CPIE	CPI value is not 0; no other action



Note: If a packet is extracted too slowly, an MUXOV interrupt might occur. To avoid this, either mask the MUXOV interrupt during extraction or reduce the output rate of the scheduler.

4.5 Exception Handling

The ABM-P provides a set interrupts classified as:

- Fatal
- Notification
- Normal

Fatal interrupts

It is recommended to reset the device upon occurrence of a 'fatal interrupt' which is generated by the ABM-P detecting internal consistency violations.

Notifications/Normal interrupts

- Control interrupts for activation/de-activation of VC-merge groups
- Control interrupts for activation/de-activation of 'dummy' queues
- · Control interrupts for DBA threshold crossing information



5 Interface Description

5.1 UTOPIA L2 Interfaces (PHY side)

The UTOPIA Interface to the PHY is ATMF UTOPIA Level 2 and Level 1 compliant. The interface can be configured in Master or Slave Mode. Internal UTOPIA FIFOs guarantee Head-of-Line blocking-free operation in both modes. Each interface direction (receive and transmit) is independently clocked. The PHY side and backplane side UTOPIA Interfaces are identical with minor exceptions as described in the subsequent chapters.

5.1.1 URXU: UTOPIA Receive Upstream (PHY side)

The UTOPIA Receive Interface supports up to 48 PHY addresses that can be individually enabled. In Master Mode and Slave Mode, 48 PHYs are supported in four groups (4*12 scheme).

Note: In Slave Mode, the interface responds to all enabled port addresses.




Figure 5-1 UTOPIA Receive Upstream Master Mode




Figure 5-2 UTOPIA Receive Upstream Slave Mode



Head of Line Blocking Avoidance

The internal Cell Handler Unit accepts any cell from the common UTOPIA receive FIFO to either accept the cell or discard the cell depending on threshold decisions. Thus, no HOL blocking can occur. Optionally, internal thresholds can be enabled to generate backpressure to UTOPIA port groups in a fixed scheme:

- Threshold 0 effects ports {0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44}
- Threshold 1 effects ports {1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45}
- Threshold 2 effects ports {2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46}
- Threshold 3 effects ports {3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47}

In case of pending backpressure, a specific port reacts in the same way as being disabled:

- Master Mode:
 - A backpressured (or disabled) port is deleted from the polling scheme.
- Slave Mode:

A backpressured (or disabled) port does not generate a cell available signal indication.

Note: The internal backpressure does only effect the polling/response scheme. The UTOPIA receive FIFO is served in any case to avoid HOL blocking.

5.1.2 UTXD: UTOPIA Transmit Downstream (PHY side)

The UTOPIA transmit interface supports up to 48 PHY addresses that can be individually enabled.

In Master Mode, 48 PHYs are supported in four groups (4*12 scheme).

In Slave configuration, two polling modes are supported:

- Up to 48 Ports in 4 groups (4*12 scheme)
- Up to 31 Ports in 1 group (1*31 scheme)

Note: In Slave Mode, the interface responds to all enabled port addresses in either scheme.

A cell buffer pool of 64 cells is provided for UTOPIA port specific queues. The number of enabled ports determines the queue length that can be configured. At least one cell buffer per queue is provided.






Figure 5-3 UTOPIA Transmit Downstream Master Mode




Figure 5-4 UTOPIA Transmit Downstream Slave Mode

Head of Line Blocking Avoidance

The internal Cell Handler Unit forwards cells to UTOPIA port-specific queues. In case of a filled queue, queue-specific backpressure is signalled to all schedulers that are associated to that queue/port prohibiting further cell emits. Thus no HOL blocking can occur.



5.1.3 UTOPIA Port/Address Mapping (PHY side)

Table 5-1 describes the mapping of UTOPIA addresses and groups to port numbers.

Table 5-1 Port/Address Mapping

Port Number	Group 0		Group 1	Group 2	Group 3						
Address	Slave Mode 1*31	Slave Mode 4*12 and Master Modes									
30	30	-	-	-	-						
12	12	-	-	-	-						
11	11	11	23	35	47						
10	10	10	22	34	46						
9	9	9	21	33	45						
8	8	8	20	32	44						
7	7	7	19	31	43						
6	6	6	18	30	42						
5	5	5	17	29	41						
4	4	4	16	28	40						
3	3	3	15	27	39						
2	2	2	14	26	38						
1	1	1	13	25	37						
0	0	0	12	24	36						



5.1.4 Functional UTOPIA Timing (PHY side)

The functional timing is compatible to ATMF UTOPIA Level 2 standard [4] and ATMF UTOPIA Level 1 standard [3] respectively.

Remark 1

The ABM-P UTOPIA Interfaces in Master Mode always introduce at least 1 idle clock between transmission or reception of subsequent ATM cells.

Remark 2

The ABM-P UTOPIA Interfaces in **Level 1 Slave Mode** do not support constant active enable signals UTXENBi/URXENBi (i = {D(Downstream); U(Upstream)}).

The enable signals must be deasserted with each cell cycle.



5.1.5 UTOPIA Master Mode Polling Scheme (PHY side)

The polling scheme is based on a port priority list. A serviced port is automatically moved to the end of the priority list. The priority list port sequence is based on incrementing addresses; for a given address, the port numbers are in increasing order:

Table 5-2 Port Polling Sequence

Address	dress 0			1				2			3				4		
Sequence	0	12	24	36	1	13	25	37	2	14	26	38	3	15	27	39	4
Priority		decreasing priority ->					max Prio.	dec	reas	sing	prior	ity -:	>				

Example

Assume Port 25 (printed bold in example pattern) is at the top of the priority list and gets serviced. Now, the list top pointer is moved to the next entry which is Port 37 (i.e. Port 25 becomes the end of the list).

Note: Disabled or internally backpressured ports are deleted from the priority list.

Polling operation of Receive and Transmit interfaces is independent of each other.



5.1.6 UTOPIA Cell Format (PHY side)

The following sections describe the cell format expected by the ABM-P, depending on the selected mapping mode. Transmitted cells have the same format.

The ABM-P may modify user-cell field 'EFCI' and the LCI field (VC-Merge function), depending on the configuration. In OAM cells, bits 'CI' and 'NI' as well as Function Specific fields may be modified. For internal use, also field UDF2 may be modified. The CRC10 field gets recalculated accordingly.

5.1.6.1 UTOPIA Level 2 Standard Cell Formats

Table 5-3 Standardized UTOPIA Level 2 Cell Format (16-bit)

										•		•				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1			VPI(11:0)		VCI(15:12)								
					VCI(11:0)		PT(2:0)								
			UE)F1				UDF2								
		Pa	yloac	Octe	et 1			Payload Octet 2								
		Pa	yloac	Octe	et 3			Payload Octet 4								
				:								:				
Payload Octet 47										Pay	/load	Octe	t 48			
	15	15 14	Pa Pa	UE Payload Payload	UDF1 Payload Octe Payload Octe	VPI(VCI(UDF1 Payload Octet 1 Payload Octet 3 :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Payload Octet 3 :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Payload Octet 3 :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Payload Octet 3 :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Payload Octet 3 :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Pa Payload Octet 3 Pa :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Payload Octet 3 Payload :	VPI(11:0) VCI(11:0) UDF1 Payload Octet 1 Payload Octet 3 Payload Octet 3 Payload Octet 3 Payload Octet 3 Payload Octet 3	VPI(11:0) VCI(1 VCI(11:0) PT(2:0 UDF1 UDF2 Payload Octet 1 Payload Octet 2 Payload Octet 3 Payload Octet 4 : :	VPI(11:0) VCI(15:12 VCI(11:0) PT(2:0) UDF1 UDF2 Payload Octet 1 Payload Octet 2 Payload Octet 3 Payload Octet 4 : :	

Note: All Fields According to Standards, Unused Octets Shaded

Table 5-4 Standardized UTOPIA Level 2 Cell Format (16-bit): OAM Cells

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0			-	!	-	VPI(/PI(11:0) VCI(15								5:12)			
1						VCI(11:0)		PT(2:0) CL									
2	UDF1											UE	F2					
3	O/	AM T	ype(3	:0)	Fun	ction	Туре	(3:0)		Fι	ınctio	n Sp	ecific	Octe	t 1			
4		Fι	unctio	n Sp	ecific	Octe	t 2		Function Specific Octet 3									
					:								:					
25		Fu	nctio	n Spe	cific	Octet	44			Fu	nctior	n Spe	cific	Octet	45			
26	Reserved						CRC10											

Note: All fields according to standards, unused octets are shaded.



5.1.6.2 LCI Mapping Mode: VPI Mode

In Mapping Mode 'VPI', the ABM-P expects a 12-bit local connection identifier in the location of the VPI field. Mapping Mode 'VPI' is configured via bit field LCIMOD(1:0)='00' in Register "MODE1" on Page 373.

Table 5-5 Standardized UTOPIA Level 2 Cell Format (16-bit)

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		l				LCI(11:0)		VCI(15:12)								
1						VCI(11:0)		PT(2:0) C								
2				UE)F1				UDF2								
3			Pa	yload	Octe	et 1			Payload Octet 2								
4			Pa	yload	Octe	et 3			Payload Octet 4								
26			Pay	/load	Octe	t 47			Payload Octet 48								

5.1.6.3 LCI Mapping Mode: VCI Mode

In Mapping Mode 'VCI', the ABM-P expects a 16-bit local connection identifier in the location of the VCI field. Mapping mode 'VCI' is configured via bit field LCIMOD(1:0)='01' in Register "MODE1" on Page 373.

Table 5-6 Standardized UTOPIA Level 2 Cell Format (16-bit)

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	VPI(11:0)									LCI(15:12)							
1	LCI(11:0)								PT(2:0)						CLP		
2	UDF1								UDF2								
3	Payload Octet 1							Payload Octet 2									
4	Payload Octet 3							Payload Octet 4									
	:							:									
26	Payload Octet 47						Payload Octet 48										

Since the ABM-P supports 16 K connections, the MSB bits 15 and 14 of the LCI must match the selected quarter segment. Otherwise, the cells are automatically forwarded to the global real time bypass queue (Queue 0) and may be handled by a subsequent ABM-P device.



5.1.6.4 LCI Mapping Mode: Infineon Mode

In Mapping Mode 'Infineon', the ABM-P expects a 16-bit local connection identifier in the location of the VPI field and the UDF1 byte as shown below. Mapping Mode 'Infineon' is configured via bit field LCIMOD(1:0)='10' in Register "MODE1" on Page 373.

Table 5-7 Standardized UTOPIA Level 2 Cell Format (16-bit)

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	LCI(11:0)									VCI(15:12)							
1	VCI(11:0)									PT(2:0) CL						CLP	
2	LCI(13:12) transparent LCI(15:14)							5:14)	UDF2								
3			Pa	yload	Octe	et 1			Payload Octet 2								
4			Pa	yload	Octe	et 3			Payload Octet 4								
		:							:								
26		Payload Octet 47						Payload Octet 48									

Since the ABM-P supports 16 K connections, the MSB bits 15 and 14 of the LCI must match the selected quarter segment. Otherwise the cells are automatically forwarded to the global real time bypass queue (Queue 0) and may be handled by a subsequent ABM-P device.

5.1.6.5 LCI Mapping Mode: Address Reduction Mode

In Mapping Mode 'Address Reduction', the ABM-P generates a 16-bit local connection identifier based on the marked bit fields. Mapping Mode 'Address Reduction' is configured via bit field LCIMOD(1:0)='11' in Register "MODE1" on Page 373.

Table 5-8 Standardized UTOPIA Level 2 Cell Format (16-bit)

bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	VPI(11:0)									VCI(15:12)							
1	VCI(11:0)							PT(2:0) CL						CLP			
2	transp. optional PNUT(5:0)							UDF2									
3	Payload Octet 1							Payload Octet 2									
4	Payload Octet 3							Payload Octet 4									
	:							:									
26	Payload Octet 47					Payload Octet 48											



To generate an Local Connection Identifier (LCI), programmable parts of the fields VCI and VPI optionally supplemented by the UTOPIA port number can be used as basis. The UTOPIA port number is internally provided either by side-band signals (no modifications to ATM cell) or mapped into either the UDF2 field of the cells. In this case, the respective UDF2 field is not transparent.

Address Reduction Mode is described in Chapter 3.2.5.



5.2 UTOPIA L2 Interface (Backplane side)

5.2.1 URXD: UTOPIA Receive Downstream (Backplane side)

The UTOPIA Receive Downstream Interface is identical to the UTOPIA Receive Upstream Interface as described in **Chapter 5.1.1**.

Standard Exceeding UTOPIA Feature

To support system architectures that require a bandwidth overprovisioning from the backplane, the URXD can be operated up to 60 MHz which corresponds to a data rate of 795 Mbit/s received from the backplane. This provides an overprovisioning factor of 1.32 to OC12 data rate on the line side as described in **Chapter 3.1.1**.

5.2.2 UTXU: UTOPIA Transmit Upstream (Backplane side)

The UTOPIA Transmit Upstream Interface is identical to the UTOPIA Transmit Downstream Interface as described in **Chapter 5.1.2**.

5.2.3 UTOPIA Port/Address Mapping (Backplane side)

The UTOPIA Port/Address mapping (Backplane side) is identical to the UTOPIA Port/Address Mapping as described in **Chapter 5.1.3**.

5.2.4 Functional UTOPIA Timing (Backplane side)

The functional timing is compatible to ATMF UTOPIA Level 2 standard [4] and ATMF UTOPIA Level 1 standard [3] respectively.

Remark 1

The ABM-P UTOPIA Interfaces in master mode always introduce at least 1 idle clock between transmission or reception of subsequent ATM cells.

Remark 2

The ABM-P UTOPIA Interfaces in **Level 1 Slave Mode** do not support constant active enable signals UTXENBi/URXENBi (i = {D(Downstream); U(Upstream)}).

The enable signals must be deasserted with each cell cycle.

5.2.5 UTOPIA Master Mode Polling Scheme (Backplane side)

The UTOPIA Polling scheme (Backplane side) is identical to the UTOPIA Polling scheme as described in **Chapter 5.1.5**.

Data Sheet 169 2001-12-17



5.2.6 UTOPIA Cell Format (Backplane side)

The UTOPIA Polling scheme (Backplane side) is identical to the UTOPIA Polling scheme as described in **Chapter 5.1.6**.

5.3 MPI: Microprocessor Interface

The ABM-P Microprocessor Interface is a generic asynchronous 16-bit slave-only interface that supports Intel and Motorola style control signals. The interface is 'ready' signal controlled.

5.3.1 Intel Style Write Access




Figure 5-5 Intel Style Write Access



5.3.2 Intel Style Read Access




Figure 5-6 Intel Style Read Access

5.3.3 Motorola Style Write Access




Figure 5-7 Motorola Style Write Access



5.3.4 Motorola Style Read Access




Figure 5-8 Motorola Style Read Access

5.3.5 Interrupt Signals

The ABM-P asserts its interrupt signals $\overline{\text{MPINT}}$ and $\overline{\text{MPINTD}}$ if non-masked interrupt events are pending in the respective interrupt status registers. Interrupt signals are deasserted in case all events are cleared by writing '1' to pending interrupt bits (e.g. write $0xFFFF_H$ to the respective Interrupt Status Register). This allows edge sensitive interrupt implementations.

Interrupt signals are of type 'Open Drain' to allow wired-or implementations sharing one interrupt signal with other devices.



5.4 External RAM Interfaces

5.4.1 RAM Configurations

The ABM-P device uses synchronous dynamic RAM (SDRAM) for the storage of ATM cells and synchronous static RAM (SSRAM) for the storage of cell pointers. Two SDRAM Interfaces and one SSRAM Interface are provided. Each of the two SDRAM Interfaces is associated with one of the ABM Cores. The SSRAM Interface is shared by both ABM-P Cores. All RAM Interfaces are operated with the system clock provided by the ABM-P:

Table 5-9 External RAM Sizes

Cell Pointer SSRAM	Min. Required Up- stream Cell SDRAM	Min. Required Down- stream Cell SDRAM	UВМТН	Up- stream Buffer	DBMTH	Down- stream Buffer
e.g. 512 k x 32 bit	128 Mb e.g. 2*(4Mb*16)	128 Mb e.g. 2*(4Mb*16)	3FFFF _H	256K cells	3FFFF _H	256K cells
e.g. 256 k x 32 bit	64 Mb e.g. 1*(2Mb*32)	64 Mb e.g. 1*(2Mb*32)	1FFFF _H	128K cells	1FFFF _H	128Kk cells
e.g. 128 k x 32 bit	32 Mb	32 Mb	0FFFF _H	64K cells	0FFFF _H	64K cells
e.g. 256 k x 32 bit	128 Mb e.g. 2*(4Mb*16)	none	3FFFF _H	256K cells	0000 _H	0
e.g. 128 k x 32 bit	64 Mb e.g. 1*(2Mb*32)	none	1FFFF _H	128K cells	0000 _H	0
e.g. 64 k x 32 bit	32 Mb	none	0FFFF _H	64K cells	0000 _H	0

Note: The upstream cell storage RAM must always be connected.



The minimum required width of the cell pointer SSRAM is in the range 16..20 bits depending on the selected Cell Storage Size and additional feature configurations:

Table 5-10 SSRAM Configuration Examples

Cell Storage RAM cell capacity (each)	Enabled Features	Stored Address Pointer Width	Feature Bits	Min. SSRAM Width	
256K	VBR.2/3 + EOP marking	18	2	20	
	EOP marking	18	1	19	
	none	18	0	18	
128K	VBR.2/3 + EOP marking	17	2	19	
	EOP marking	17	1	18	
	none	17	0	17	
64K	VBR.2/3 + EOP marking	16	2	18	
	EOP marking	16	1	17	
	none	16	0	16	

Note: VBR.2/3 represents VBR shaping function 2 and 3 requiring one additional bit storage in the CPR for the CLP bit.

EOP marking represents one additional bit storage in the CPR for End-of-Packet indication required by EPD/PPD and VC-Merge operation.

Table 5-11 gives an example of supported SDRAM configuration:



Table 5-11 SDRAM Configuration Examples

Туре	Configuration per Direction
512k * 32 (4 bank) (64Mb Type)	1 SDRAM: 8-bit column address 10-bit row address 2-bit bank select
	Note: This Configuration supports only 128k cells storage per direction.
1Mb * 16 (4 bank) (64Mb Types)	2 SDRAM: 8-bit column address 12-bit row address 2-bit bank select
	Note: This Configuration supports 256k cells storage per direction.
2Mb * 16 (4 bank) (128Mb Types)	2 SDRAM: 9-bit column address 12-bit row address 2-bit bank select
	Note: This Configuration supports 256k cells storage per direction. (50% memory remains unused)
4Mb * 16 (4 bank) (256Mb Types)	2 SDRAM: 9-bit column address 12-bit row address (13) 2-bit bank select
	Note: This Configuration supports 256k cells storage per direction. (75% memory remains unused; one of the 13 memory address bits remains unused)

Note: Both CSR Interfaces support 8-bit and 9-bit column address width SDRAM types (see register "MODE2" on Page 377).

Table 5-12 gives an example of supported SSRAM configurations:



Table 5-12 SSRAM and SDRAM Type Examples

Тур	oe e	Configuration			
SSR	AM				
1	Micron MT58V512V32F (flow through)	512k * 32			
SDF	RAM	,			
1	Infineon HYB39S64160BT	4 banks * 1M * 16			
2	Infineon HYB39S256160BT	4 banks * 4M * 16			



5.5 SPI: Serial Peripheral Interface

Support of ABR-ER and ABR-VS/VD requires firmware that is provided by an external EEPROM. Via the SPI interface the ERC subsystem firmware can be loaded into the internal code RAM during start-up of the device. The SPI Interface supports EEPROMs with an 8-bit address space. After a system reset, the ABM-P starts reading out the memory contents. Every time four bytes are read out of the EEPROM (starting with byte address 00_H), the ABM-P writes the read information into the code RAM.

Table 5-13 gives an example of supported EEPROMs:

Table 5-13 Serial SPI Bus EEPROM Type Example

Туре		Configuration
1	STMicroelectronics M95256	32k * 8

5.5.1 SPI Read Sequence

The ABM-P selects an external EEPROM by pulling SPICS low. The 8-bit read sequence is transmitted followed by the 8-bit address. After the read instruction and address is sent, the data stored in the memory at the selected address is shifted in on the SPISI pin. The read operation is terminated by setting SPICS high (see Figure 5-9).




Figure 5-9 SPI Read Sequence

5.6 QCI: Queue Congestion Indication Interface

The Queue Congestion Indication Interface provides threshold crossing information of up to 8k queues of the downstream core. Dedicated queue specific thresholds are internally supervised using a hysteresis. The threshold exceed information is stored in a bit pattern that is accessible via the QCI Interface in a basic HDLC framing.

The QCI Interface supports two modes:



- Periodic Frame Mode:
 - The pattern is periodically transmitted with an HDLC framing. The transmit clock is provided externally.
- Single Step Frame Mode:
 A single pattern is transmitted with an HDLC framing if the 'QCITXFRAME' signal is asserted. The transmit clock is provided externally.

The bit-stuffing function is optional. The HDLC frame is transmitted-octet synchronous starting with the 'QCITXFRAME' signal. The 'QCITXFRAME' signal may not be asserted for more than 3 clock cycles. The minimum distance between two frames has to be payload-length + 16 + 1 or even more if bitstuffing is used.




Figure 5-10 QCI Interface

The bit-pattern length can be limited to 1k, 2k, 4k or 8k (maximum number of downstream queues). The first data bit of the pattern always represents the threshold status of queue 0, the second bit represents queue 1 respectively (increasing order).



The CRC16 is not calculated but set fixed to 55AA_H.

Global configuration of the QCI unit is performed in register "DQCIC" on Page 229. The queue specific thresholds are programmed in table QCIT via transfer register "QCIT" on Page 287.

5.7 Test Interface

The boundary scan functionality is implemented according to IEEE 1149.1, using a 5-pin test access port.

5.8 Clock and Reset Interface

5.8.1 Clocking

The ABM-P supports different clock domains and clock generation configurations. "Clocking System" on Page 55 provides the details.

5.8.2 Reset

The Reset signal can be asserted anytime asynchronously to the system clock. After detecting an active reset, the ABM-P starts internal initialization processes and resets all registers to their reset value. Chapter "Reset System" on Page 59 provides the details.

Note: Internal and external RAM initialization must be initiated by software via register "MODE1" on Page 373.



Memory Structure

6 Memory Structure

The ABM-P is a slave device in relation to the microcontroller bus and provides a set of 256 16-bit wide registers. Internal tables are accessed via dedicated transfer registers (see **Figure 7-1**). Typically, the register structure is mapped into the memory address space of the local controller.



7 Register Description

This chapter provides both an overview of the ATM Buffer Manager ABM-P Register Set and detailed register descriptions and Table Access descriptions.

7.1 Overview of the ABM-P Register Set

Control and operation of the ABM-P chip can be done by directly configuring Status Registers or, to a large extent, by programming the internal tables. Access to these tables is not direct, but occurs via Transfer Registers and Transfer Commands. Any transfer must be prepared by writing appropriate values to the Transfer Registers. Bit positions named 'don't Write' must be masked by writing 1 to the corresponding bit positions in the Mask Register. This avoids overwriting these table bit positions with the Transfer Register contents, which may cause fatal malfunction. The specific table position which should be modified with the Transfer Register contents is selected via Register WAR. Transfer is started by writing the table address to Register MAR and also setting the 'Start' bit. The ABM-P device will reset the 'Start' bit after transfer completion.

The ABM-P contains the following internal tables for configuration:

- LCI Table (LCI)
- Traffic Class Table (TCT)
- Queue Configuration Table (QCT)
- Queue Parameter Table 1 (QPT1)
- Queue Parameter Table 2 (QPT2)
- Scheduler Block Occupancy Table (SBOC)
- Scheduler Block Rate Tables (consisting of 4 tables):
 - SCTI Upstream
 - SCTI Downstream
 - SCTF Upstream
 - SCTF Downstream
- Merge Group Table (MGT)
- ABR/VBR Table (AVT)
- Queue Congestion Indication Table (QCIT)

Figure 7-1 gives an overview of all (user accessible) tables and related control/transfer/mask registers:

Data Sheet 181 2001-12-17






Figure 7-1 Table Access Overview

The Status Registers and Transfer Registers are described below in **Table 7-2**. Offset addresses are 16-bit word addresses. in order to prevent malfunctions and to guarantee upwards compatibility to future versions of the device, performing Write accesses to 'Reserved Register' addresses is not recommended.



Internal table entries contain bit fields for internal device operation only. **Table 7-1** identifies the color conventions used for the various types of fields described in this register chapter:

Table 7-1 Color Convention for Internal Table Field Illustration

Color	Meaning		
	Grey shaded fields are 'unused'. Reading these fields will return '0'.		
	Green shaded fields require attention by CPU. They can be written or read by CPU; usage depends on the respective field description. Typically green fields must be written for initialization and configuration or read for status query.		
	Blue shaded fields require/allow READ attention by CPU. Typically blue fields provide counter or status information. The CPU MUST NOT write to blue fields.		
	Red shaded fields are for device internal use only and require NO attention by CPU. The CPU MUST NOT write to red fields.		

Table 7-2 ABM-P Registers Overview

Addr (hex)	Register	Description	Reset value (hex)	μΡ	See page
Cell Flo	w Test Register	s			
01/11	UCFTST/ DCFTST	Upstream/Downstream Cell Flow Test Registers	0000	R/W	194
SDRAM	Configuration I	Registers			
02/12	URCFG/ DRCFG	Upstream/Downstream SDRAM Configuration Registers	0033	R/W	195
03/13	-	Reserved Register	0000	R	-
04/14	-	Reserved Register	0000	R	-
Cell Ins	ertion/Extraction	n and AAL5 Control Registers		•	•
05/15	UA5TXHD0/ DA5TXHD0	Upstream/Downstream AAL5 Transmit Header 0 Registers	0000	R/W	196
06/16	UA5TXHD1/ DA5TXHD1	Upstream/Downstream AAL5Transmit Header 1 Registers	0000	R/W	198
07/17	UA5TXDAT0/ DA5TXDAT0	Upstream/Downstream AAL5Transmit Data 0 Registers	0000	R/W	200



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μР	See page
08/18	UA5TXDAT1/ DA5TXDAT1	Upstream/Downstream AAL5 Transmit Data 1 Registers	0000	R/W	201
09/19	UA5TXTR/ DA5TXTR	Upstream/Downstream AAL5 Transmit Trailer Registers	0000	R/W	202
0A/1A	UA5TXCMD/ DA5TXCMD	Upstream/Downstream AAL5 Transmit Command Registers	0000	R/W	203
0B/1B	UA5RXHD0/ DA5RXHD0	Upstream/Downstream AAL5 Receive Header 0 Registers	0000	R/W	204
0C/1C	UA5RXHD1/ DA5RXHD1	Upstream/Downstream AAL5 Receive Header 1 Registers	0000	R/W	206
0D/1D	UA5RXDAT0/ DA5RXDAT0	Upstream/Downstream AAL5 Receive Data 0 Registers	0000	R/W	208
0E/1E	UA5RXDAT1/ DA5RXDAT1	Upstream/Downstream AAL5 Receive Data 1 Registers	0000	R/W	209
0F/1F	UA5SARS/ DA5SARS	Upstream/Downstream AAL5 SAR Status Registers	0000	R/W	210
Buffer (Occupation Cou	nter Registers			
20	UBufferOcc	Upstream/Downstream Buffer	0000	R	212
21	DBufferOcc	Occupation Registers	0000	R	212
22	UBufferOccNg	Up-/Downstream Non-Guaranteed	0000	R	213
23	DBufferOccNg	Buffer Occupation Registers	0000	R	213
Buffer 1	hreshold and O	ccupation Capture Registers			
24	UBufMax	Upstream/Downstream Buffer Maximum	0000	R/W	214
25	DBufMax	Threshold Registers	0000	R/W	214
26	UMAC	Upstream/Downstream Maximum	0000	R	216
27	DMAC	Occupation Capture Registers	0000	R	216
28	UMIC	Upstream/Downstream Minimum	FFFF	R	217
29	DMIC	Occupation Capture Registers	FFFF	R	217
2A	CLP1DIS	CLP1 Discard Global Threshold Registers	0000	R/W	218



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μΡ	See page
Config	uration Registe	r			•
2B	CONFIG	Configuration Register	0000	R/W	219
Backpi	ressure Control	Registers			
2C	UUBPTH0	Upstream UTOPIA Backpressure Threshold Register 0	FFFF	R/W	220
2D	UUBPTH1	Upstream UTOPIA Backpressure Threshold Register 1	FFFF	R/W	221
2E	UUBPTH2	Upstream UTOPIA Backpressure Threshold Register 2	FFFF	R/W	222
2F	UUBPTH3	Upstream UTOPIA Backpressure Threshold Register 3	FFFF	R/W	223
30	UBPEI	UTOPIA Backpressure Exceed Indication Register	0000	R/W	224
31	DUBPTH0	Downstream UTOPIA Backpressure Threshold Register 0	FFFF	R/W	225
32	DUBPTH1	Downstream UTOPIA Backpressure Threshold Register 1	FFFF	R/W	226
33	DUBPTH2	Downstream UTOPIA Backpressure Threshold Register 2	FFFF	R/W	227
34	DUBPTH3	Downstream UTOPIA Backpressure Threshold Register 3	FFFF	R/W	228
QCI Co	ntrol Registers				•
35	DQCIC	Downstream Queue Congestion Indication Control Register	0800	R/W	229
DBA C	ontrol Registers	5			
36	DSBT1	Upstream/Downstream DBA Scheduler Block Threshold Register 1	0000	R/W	231
37	DSBT2	Upstream/Downstream DBA Scheduler Block Threshold Register 2	0000	R/W	232
38	DSBT3	Upstream/Downstream DBA Scheduler Block Threshold Register 3	0000	R/W	233



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μΡ	See page
39	DSBT4	Upstream/Downstream DBA Scheduler Block Threshold Register 4	0000	R/W	234
3A	DBACTC	DTC Transfer Register	0000	R	236
LCI Tab	le Transfer Reg	isters			
3B	LCI0	LCI Transfer Register 0	0000	R/W	238
3C	LCI1	LCI Transfer Register 1	0000	R/W	239
3D	LCI2	LCI Transfer Register 2	0000	R/W	240
Traffic (Class Table Tran	nsfer Registers			
3E	TCT0	TCT Transfer Register 0	0000	R/W	244
3F	TCT1	TCT Transfer Register 1	0000	R/W	247
40	TCT2	TCT Transfer Register 2	0000	R/W	250
41	TCT3	TCT Transfer Register 3	0000	R/W	253
Queue (Configuration Ta	able Transfer Registers			
42	QCT0	Queue Configuration Transfer Register 0	0000	R/W	260
43	QCT1	Queue Configuration Transfer Register 1	0000	R/W	261
44	QCT2	Queue Configuration Transfer Register 2	0000	R/W	264
45	QCT3	Queue Configuration Transfer Register 3	0000	R/W	266
46	QCT4	Queue Configuration Transfer Register 4	0000	R/W	267
47	QCT5	Queue Configuration Transfer Register 5	0000	R/W	268
48	QCT6	Queue Configuration Transfer Register 6	0000	R/W	269
Schedu	ler Block Occup	ancy Table Transfer Registers			
49	SBOC0	SBOC Transfer Register 0	0000	R/W	272
4A	SBOC1	SBOC Transfer Register 1	0000	R/W	273
4B	SBOC2	SBOC Transfer Register 2	0000	R/W	274
4C	SBOC3	SBOC Transfer Register 3	0000	R/W	275
4D	SBOC4	SBOC Transfer Register 4	0000	R/W	276
Merge (Group Table Tra	nsfer Registers			
4E	MGT0	MGT Transfer Register 0	0000	R/W	279
4F	MGT1	MGT Transfer Register 1	0000	R/W	280



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μР	See page
50	MGT2	MGT Transfer Register 2	0000	R/W	281
51	-	Reserved Register	0000	R/W	-
52	-	Reserved Register	0000	R/W	-
53	-	Reserved Register	0000	R/W	-
54	-	Reserved Register	0000	R/W	-
for Rea		er access control of LCI-, Traffic Class-, Que upancy and Merge Group Tables	eue Config	uratior	า-,
55/56	MASK0/ MASK1	Table Access Mask Registers 0/1	0000	R/W	282
57/58	MASK2/ MASK3	Table Access Mask Registers 2/3	0000	R/W	283
59/5A	MASK4/ MASK5	Table Access Mask Registers 4/5	0000	R/W	284
5B	MASK6	Table Access Mask Registers 6	0000	R/W	285
Queue	Congestion I	ndication Table	•		
5C	QCIT	QCIT Transfer Register	0000	R/W	287
5D	-	Reserved Register	0000	R/W	-
5E	-	Reserved Register	0000	R/W	-
5F	-	Reserved Register	0000	R/W	-
Rate SI	haper CDV Re	gisters	•		
60/80	-	Reserved Register	0000	R	-
61/81	-	Reserved Register	0000	R	-
62/82	UCDV/ DCDV	Upstream/Downstream Rate Shaper CDV Registers	0000	R/W	288
63/83	-	Reserved Register	0000	R	-
64/84	-	Reserved Register	0000	R	-



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μΡ	See page
Queue	Parameter Tab	le Mask Registers			
65/85	UQPTM0/ DQPTM0	Upstream/Downstream Queue Parameter Table Mask Registers 0	0000	R/W	289
66/86	UQPTM1/ DQPTM1	Upstream/Downstream Queue Parameter Table Mask Registers 1	0000	R/W	290
67/87	UQPTM2/ DQPTM2	Upstream/Downstream Queue Parameter Table Mask Registers 2	0000	R/W	291
68/88	UQPTM3/ DQPTM3	Upstream/Downstream Queue Parameter Table Mask Registers 3	0000	R/W	292
69/89	UQPTM4/ DQPTM4	Upstream/Downstream Queue Parameter Table Mask Registers 4	0000	R/W	293
6A/8A	UQPTM5/ DQPTM5	Upstream/Downstream Queue Parameter Table Mask Registers 5	0000	R/W	294
Schedu	ler Configurati	on Register			
6B/8B	USCONF/ DSCONF	Upstream/Downstream Scheduler Configuration Registers	0000	R/W	295
6C/8C	-	Reserved Register	0000	R	-
6D/8D	-	Reserved Register	0000	R	-
6E/8E	-	Reserved Register	0000	R	-
6F/8F	-	Reserved Register	0000	R	-
Queue	Parameter Tab	e Transfer Registers			
70/90	UQPT1T0/ DQPT1T0	Upstream/Downstream QPT1 Table Transfer Register 0	0000	R/W	298
71/91	UQPT1T1/ DQPT1T1	Upstream/Downstream QPT1 Table Transfer Register 1	0000	R/W	299
72/92	UQPT2T0/ DQPT2T0	Upstream/Downstream QPT2 Table Transfer Register 0	0000	R/W	302
73/93	UQPT2T1/ DQPT2T1	Upstream/Downstream QPT2 Table Transfer Register 1	0000	R/W	303
74/94	UQPT2T2/ DQPT2T2	Upstream/Downstream QPT2 Table Transfer Register 2	0000	R/W	304



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μ P	See page
75/95	UQPT2T3/ DQPT2T3	Upstream/Downstream QPT2 Table Transfer Register 3	0000	R/W	305
76/96	-	Reserved Register	0000	R/W	-
77/97	-	Reserved Register	0000	R/W	-
78/98	-	Reserved Register	0000	R/W	-
79/99	-	Reserved Register	0000	R/W	-
7A/9A	-	Reserved Register	0000	R/W	-
7B/9B	-	Reserved Register	0000	R/W	-
7C/9C	-	Reserved Register	0000	R/W	-
7D/9D	-	Reserved Register	0000	R/W	-
7E/9E	-	Reserved Register	0000	R/W	-
7F/9F	-	Reserved Register	0000	R/W	-
		figuration Table Transfer/Mask Registers rt Select of Common Real Time Queue R Upstream/Downstream SCTI Address			308
A0/B0	DSADR	Registers	0000	IVVV	300
A1/B9	USCTI/ DSCTI	Upstream/Downstream SCTI Transfer Registers	0000	R/W	309
A2/BA	UECRI/ DECRI	Upstream/Downstream Empty Cycle Rate Integer Part Registers	0000	R/W	312
A3/BB	UECRF/ DECRF	Upstream/Downstream Empty Cycle Rate Fractional Part Registers	0000	R/W	313
A4/BC	UCRTQ/ DCRTQ	Upstream/Downstream Common Real Time Queue UTOPIA Port Select Registers	0000	R/W	314
A5/BD	USCTFM/ DSCTFM	Upstream/Downstream SCTF Mask Registers	0000	R/W	315
A6/BE	USCTFT/ DSCTFT	Upstream/Downstream SCTF Transfer Registers	0000	R/W	318
A7/BF	_	Reserved Register	0000	R	_



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μР	See page
Schedu	ler Block Enable	e Registers			
A8/C0	USCEN0/ DSCEN0	Upstream/Downstream Scheduler Block Enable 0 Registers	0000	R/W	319
A9/C1	USCEN1/ DSCEN1	Upstream/Downstream Scheduler Block Enable 1 Registers	0000	R/W	320
AA/C2	USCEN2/ DSCEN2	Upstream/Downstream Scheduler Block Enable 2 Registers	0000	R/W	321
AB/C3	USCEN3/ DSCEN3	Upstream/Downstream Scheduler Block Enable 3 Registers	0000	R/W	322
AC/C4	USCEN4/ DSCEN4	Upstream/Downstream Scheduler Block Enable 4 Registers	0000	R/W	323
AD/C5	USCEN5/ DSCEN5	Upstream/Downstream Scheduler Block Enable 5 Registers	0000	R/W	324
AE/C6	USCEN6/ DSCEN6	Upstream/Downstream Scheduler Block Enable 6 Registers	0000	R/W	325
AF/C7	USCEN7/ DSCEN7	Upstream/Downstream Scheduler Block Enable 7 Registers	0000	R/W	326
Commo	on Real Time Qu	eue Rate Registers			
B0/C8	UCRTRI/ DCRTRI	Upstream/Downstream CRT Rate Integer Registers	0000	R/W	327
B1/C9	UCRTRF/ DCRTRF	Upstream/Downstream CRT Rate Fractional Registers	0000	R/W	328
B2	-	Reserved Register	0000	R	-
B3	-	Reserved Register	0000	R	-
B4	-	Reserved Register	0000	R	-
B5	-	Reserved Register	0000	R	-
B6	-	Reserved Register	0000	R	-
B7	-	Reserved Register	0000	R	-
	ble Registers		,		
CA	ERCT0	AVT Table Transfer Register 0	0000	R/W	331
СВ	ERCT1	AVT Table Transfer Register 1	0000	R/W	332



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μР	See page
CC	ERCM0	AVT Table Access Mask Register 0	0000	R/W	333
CD	ERCM1	AVT Table Access Mask Register 1	0000	R/W	334
CE	-	Reserved Register	0000	R	-
CF	-	Reserved Register	0000	R	-
D0	-	Reserved Register	0000	R	-
D1	-	Reserved Register	0000	R	-
D2	ERCMB0	ERC MailBox Register 0	0000	R/W	335
D3	ERCMB1	ERC MailBox Register 1	0000	R/W	336
D4	ERCMB2	ERC MailBox Register 2	0000	R/W	337
D5	ERCCONF0	ERC Configuration Register 0	0000	R/W	338
D6	ERCCONF1	ERC Configuration Register 1	0000	R/W	340
PLL Co	ntrol Registers				
D7	PLL1CONF	PLL1 Configuration Register	0000	R/W	341
D8	PLL2CONF	PLL2 Configuration Register	0000	R/W	343
D9	PLLTST	PLL Test Register	0000	R/W	345
ERC Re	gister Access C	ontrol			
DA	ERCRAC	ERC Register Access Control Register	0000	R/W	346
DB	ERCRAM	ERC Register Access Mask Register	0000	R/W	348
Externa	I RAM Test Reg	isters		•	
DC	EXTRAMD0	External RAM Test Data Register 0	0000	R/W	349
DD	EXTRAMD1	External RAM Test Data Register 1	0000	R/W	350
DE	EXTRAMA0	External RAM Test Address Register Low	0000	R/W	351
DF	EXTRAMA1	External RAM Test Address Register High	0000	R/W	352
E0	EXTRAMC	External RAM Test Command Register	0000	R/W	353
ABM-P	Version Code R	egisters			
E1	VERL	Version Number Low Register	F083	R	354
E2	VERH	Version Number High Register	1007	R	355



Table 7-2 ABM-P Registers Overview (cont'd)

Addr (hex)	Register	Description	Reset value (hex)	μΡ	See page
Interru	ot Status/Mask F	Registers			
E3	ISRU	Interrupt Status Register Upstream	0000	R/W	356
E4	ISRD	Interrupt Status Register Downstream	0000	R/W	359
E5	ISRC	Interrupt Status Register Common	0000	R/W	362
E6	IMRU	Interrupt Mask Register Upstream	0000	R/W	363
E7	IMRD	Interrupt Mask Register Downstream	0000	R/W	364
E8	IMRC	Interrupt Mask Register Common	0000	R/W	365
E9	ISRDBA	Interrupt Status Register DBA	0000	R/W	366
EA	IMRDBA	Interrupt Mask Register DBA	0000	R/W	367
RAM S	elect Registers				
EB	MAR	Memory Address Register	0000	R/W	368
EC	WAR	Word Address Register	0000	R/W	370
Global	ABM-P Status a	nd Mode Registers			
ED	USTATUS	ABM-P UTOPIA Status Register	0000	R/W	372
EE	MODE1	ABM-P Mode 1 Register	0000	R/W	373
EF	MODE2	ABM-P Mode 2 Register	0000	R/W	377
UTOPIA	A Configuration	Registers			
F0	UTRXCFG	Upstream/Downstream UTOPIA Receive Configuration Register	0001	R/W	379
F1	UUTRXP0	Upstream UTOPIA Receive Port Register 0	0000	R/W	381
F2	UUTRXP1	Upstream UTOPIA Receive Port Register 1	0000	R/W	382
F3	UUTRXP2	Upstream UTOPIA Receive Port Register 2	0000	R/W	383
F4	DUTRXP0	Downstream UTOPIA Receive Port Register 0	0000	R/W	384
F5	DUTRXP1	Downstream UTOPIA Receive Port Register 1	0000	R/W	385



Table 7-2 ABM-P Registers Overview (cont'd)

Register	Description	Reset value (hex)	μΡ	See page
DUTRXP2	Downstream UTOPIA Receive Port Register 2	0000	R/W	386
UUTTXCFG	Upstream UTOPIA Transmit Configuration Register	0000	R/W	387
DUTTXCFG	Downstream UTOPIA Transmit Configuration Register	0001	R/W	389
UUTTXP0	Upstream UTOPIA Transmit Port Register 0	0000	R/W	391
UUTTXP1	Upstream UTOPIA Transmit Port Register 1	0000	R/W	392
UUTTXP2	Upstream UTOPIA Transmit Port Register 2	0000	R/W	393
DUTTXP0	Downstream UTOPIA Transmit Port Register 0	0000	R/W	394
DUTTXD1	Downstream UTOPIA Transmit Port Register 1	0000	R/W	395
DUTTXD2	Downstream UTOPIA Transmit Port Register 2	0000	R/W	396
egisters/Special	Mode Registers	•	•	•
TEST	TEST Register	0000	R/W	397
	DUTRXP2 UUTTXCFG DUTTXCFG UUTTXP0 UUTTXP1 UUTTXP2 DUTTXP0 DUTTXD1 DUTTXD2 egisters/Special	DUTRXP2 Downstream UTOPIA Receive Port Register 2 UUTTXCFG Upstream UTOPIA Transmit Configuration Register DUTTXCFG Downstream UTOPIA Transmit Configuration Register UUTTXP0 Upstream UTOPIA Transmit Port Register 0 UUTTXP1 Upstream UTOPIA Transmit Port Register 1 UUTTXP2 Upstream UTOPIA Transmit Port Register 2 DUTTXP0 Downstream UTOPIA Transmit Port Register 0 DUTTXD1 Downstream UTOPIA Transmit Port Register 1 DUTTXD2 Downstream UTOPIA Transmit Port Register 1 DUTTXD2 Downstream UTOPIA Transmit Port Register 1 DUTTXD2 Downstream UTOPIA Transmit Port Register 2 egisters/Special Mode Registers	DUTRXP2 Downstream UTOPIA Receive Port Register 2 UUTTXCFG Upstream UTOPIA Transmit Configuration Register DUTTXCFG Downstream UTOPIA Transmit Configuration Register UUTTXP0 Upstream UTOPIA Transmit Port Register 0 UUTTXP1 Upstream UTOPIA Transmit Port Register 1 UUTTXP2 Upstream UTOPIA Transmit Port Register 2 DUTTXP0 Downstream UTOPIA Transmit Port Register 2 DUTTXP1 Downstream UTOPIA Transmit Port Register 0 DUTTXP2 Upstream UTOPIA Transmit Port Register 1 DUTTXP0 Downstream UTOPIA Transmit Port Register 0 DUTTXD1 Downstream UTOPIA Transmit Port Register 1 DUTTXD2 Downstream UTOPIA Transmit Port Register 1 DUTTXD2 Downstream UTOPIA Transmit Port Register 2 DUTTXD2 Downstream UTOPIA Transmit Port Register 2	DUTRXP2 Downstream UTOPIA Receive Port Register 2 UUTTXCFG Upstream UTOPIA Transmit Configuration Register DUTTXCFG Downstream UTOPIA Transmit Configuration Register UUTTXP0 Upstream UTOPIA Transmit Port Register 0 UUTTXP1 Upstream UTOPIA Transmit Port Register 1 UUTTXP2 Upstream UTOPIA Transmit Port Register 2 DUTTXP0 Downstream UTOPIA Transmit Port Register 2 DUTTXP1 Downstream UTOPIA Transmit Port Register 0 DUTTXP2 Upstream UTOPIA Transmit Port Register 1 DUTTXP3 Downstream UTOPIA Transmit Port Register 1 DUTTXP4 Downstream UTOPIA Transmit Port Register 1 DUTTXD5 Downstream UTOPIA Transmit Port Register 1 DUTTXD6 Downstream UTOPIA Transmit Port Register 1 DUTTXD7 Downstream UTOPIA Transmit Port Register 2 DUTTXD8 Downstream UTOPIA Transmit Port Register 2 DUTTXD9 Downstream UTOPIA Transmit Port Register 2



7.2 Detailed Register Descriptions

7.2.1 Cell Flow Test Registers

Register 1 UCFTST/DCFTST

Upstream/Downstream Cell Flow Test Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UCFTST 01_H DCFTST 11_H

Typical Usage: Written by CPU to test internal integrity functions during

special system test scenarios

Bit	15	14	13	12	11	10	9	8		
	Unused(15:8)									
Bit	7	6	5	4	3	2	1	0		
Unused(7:2)								TSTQID		

TSTBIP Test BIP-8 Supervision

0 Normal Operation:

BIP-8 for cell protection is generated normally. No 'BIP8ER' interrupt should occur indicating a cell storage failure.

1 Test Mode:

Least Significant Bit (LSB) of BIP-8 is inverted to test BIP-8 checking function. A 'BIP8ER' (**Register 115: ISRU**, **Register 116: ISRD**) interrupt is generated whenever a cell

is Read out of the Cell Buffer RAM.

TSTQID Test Queue ID Supervision

(see "Cell Queue Supervision" on Page 95)

0 Normal Operation:

A correct QID is generated. No 'BUFER4' interrupt should occur indicating an internal gueue pointer failure.



1 Test Mode:

The LSB of the QID is inverted to test the QID checking function. A 'BUFER4' (**Register 115: ISRU**, **Register 116: ISRD**) interrupt is generated whenever a cell is Read out from the Cell Buffer RAM.

Note: The respective QID value is stored with each cell when written to the appropriate queue in the cell storage RAM. The ABM-P checks the stored QID value against the supposed QID when a cell is read back from the cell storage RAM.

7.2.2 SDRAM Configuration Registers

Register 2 URCFG/DRCFG Upstream/Downstream SDRAM Configuration Registers

CPU	Accessibility	Rea	d/Write						
Rese	t Value:	003	3 _H						
Offset Address:		UR	CFG	02 _H	DRCFG	12 _H			
Typical Usage:		(Re	served)						
Bit	15	14	13	12	11	10	9	8	
				Reserve	ed(15:8)				
Bit	7	6	5	4	3	2	1	0	
	Reserved(7:0)								

Note: These registers are for internal use only. Do not to Write a value different from the Reset Value 0033_H to Registers URCFG/DRCFG.



7.2.3 Cell Insertion/Extraction and AAL5 Control Registers

Register 3 UA5TXHD0/DA5TXHD0 Upstream/Downstream AAL5 Transmit Header 0 Registers

CPU Accessibility: Read/Write Reset Value: ۵000 ا Offset Address: UA5TXHD0 05_H DA5TXHD0 15₁₁ Typical Usage: Written by CPU Bit 15 14 13 12 11 10 9 8 LCI(11:4). VPI(11:4) or GFC(3:0) | VPI(7:4), LCI(11:4), VPI(11:4) or GFC(3:0) | VPI(7:4), Bit 7 6 5 4 3 2 1 0 LCI(3:0), VCI(15:12), VPI(3:0), LCI(15:12), LCI(3:0), VCI(15:12), VPI(3:0) VCI(15:12)

First 16-bit word of an ATM cell.

The ABM-P does not interpret these bit fields, but copies them into ATM cells that are inserted during AAL5 packet segmentation process. Inserted cells are forwarded to the ABM-P like any cell received by the respective UTOPIA Interface. Thus the bit field usage must comply to the selected LCI mapping mode in the particular application.

The meaning of this bit field depends on the selected LCI mapping mode in Register 126: MODE1 : MODE1->LCIMOD(1:0):					
'01' \ •	/PI Address translated mode: LCI(11:0) /PI transparent mode: NNI cell format: 12-bit VPI field UNI cell format: 4-bit GFC field and 8-bit VPI field				
'11' \ •	/PI Address translated mode: LCI(11:0) /PI transparent mode: NNI cell format: 12-bit VPI field UNI cell format: 4-bit GFC field and 8 bit VPI field				
,	mode in Reg MODE1->LC 00' 01' ' 10' 11' '				



Note: If LCI mapping mode '10' is chosen LCI(13:12) cannot be specified, i.e. AAL5 cell insertion is limited to the LCI range 0..4095.

VCI(15:12) The meaning of this bit field depends on the selected LCI mapping mode in Register 126: MODE1:

LCI(15:12) MODE1->LCIMOD(1:0):

or '00' VCI transparent mode: VCI(15:12)

VCI(15:12)

'01'

VCI Address translated mode: LCI(15:12)

'10'

VCI transparent mode: VCI(15:12)

'11'

VCI transparent mode: VCI(15:12)



Register 4 UA5TXHD1/DA5TXHD1

Upstream/Downstream AAL5Transmit Header 1 Registers

CPU Accessibility: Reset Value: Offset Address: Typical Usage:		0000 _i UA5T	/Write H TXHD1 en by CF	06_H	DA5TXHD1 16 _H			
Bit	15	14	13	12	11	10	9	8
	VCI(11:4), LCI(11:4), VCI(11:4), VCI(11:4)							
Bit	7	6	5	4	3	2	1	0
		VCI(3 LCI(3 VCI(3 VCI(3	:0), :0),			PT(2:0)		CLP

Second 16-bit word of an ATM cell.

'11'

The ABM-P does not interpret these bit fields, but copies them into ATM cells that are inserted during AAL5 packet segmentation process. Inserted cells are forwarded to the ABM-P like any cell received by the respective UTOPIA Interface. Thus the bit field usage must comply to the selected LCI mapping mode in the particular application.

VCI(11:0) or LCI(11:0)	in Regi	The meaning of this bit field depends on the selected LCI mapping mode in Register 126: MODE1 : MODE1->LCIMOD(1:0):					
	'00'	VCI transparent mode: VCI(11:0)					
	'01'	VCI Address translated mode: LCI(11:0)					
	'10'	VCI transparent mode: VCI(11:0)					

VCI transparent mode: VCI(11:0)

PT(2:0) Payload Type Field in ATM cell Header



PT(0) is automatically handled by the ABM-P (End of Packet indication set to '1' in last cell of any AAL5 segmented packet).

PT(1) ('Congestion Experienced') may be overwritten by CPU anytime during segmentation process and will be inserted in the following AAL5 cell generated.

This field must be initialized to all 0s.

CLP Cell Loss Priority Bit in ATM cell Header

The CLP bit is copied transparently and may be overwritten (changed) by CPU anytime during segmentation process (new value will be inserted in the following AAL5 cell generated).



Register 5 UA5TXDAT0/DA5TXDAT0

Upstream/Downstream AAL5Transmit Data 0 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UA5TXDAT 07_H DA5TXDAT0 17_H

0

Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8				
		Octet(4n)(7:0)										
		_			_	_						
Bit	7	6	5	4	3	2	1	0				
	Octet(4n+1)(7:0)											

Cell Transmit Data Transfer Register

Octet(4n)(7:0) Payload data Octet (4n)
Octet(4n+1)(7:0) Payload data Octet (4n+1)

The payload data octets of a cell to be inserted in either upstream or downstream direction are written by consecutive write accesses to registers UTXDAT0/DTXDAT0 and UTXDAT1/DTXDAT1 in

alternating manner until end of packet:

cycle n=0: Octet 0 and 1: write to UTXDAT0/DTXDAT0 cycle n=0: Octet 2 and 3: write to UTXDAT1/DTXDAT1 cycle n=1: Octet 4 and 5: write to UTXDAT0/DTXDAT0 cycle n=1: Octet 6 and 7: write to UTXDAT1/DTXDAT1

...



Register 6 UA5TXDAT1/DA5TXDAT1

Upstream/Downstream AAL5 Transmit Data 1 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UA5TXDAT1 08_H DA5TXDAT1 18_H

Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8	
Octet(4n+2)(7:0)									
	_		_	_	_	_		_	
Bit	7	6	5	4	3	2	1	0	
	Octet(4n+3)(7:0)								

Cell Transmit Data Transfer Register

Octet(4n+2)(7:0) Payload data Octet (4n+2)

Octet(4n+3)(7:0) Payload data Octet (4n+3)

The payload data octets of a cell to be inserted in either upstream or downstream direction are written by consecutive write accesses to registers **UTXDAT0/DTXDAT0** and **UTXDAT1/DTXDAT1** in

alternating manner until end of packet:

cycle n=0: Octet 0 and 1: write to **UTXDAT0/DTXDAT0** cycle n=0: Octet 2 and 3: write to **UTXDAT1/DTXDAT1** cycle n=1: Octet 4 and 5: write to **UTXDAT0/DTXDAT0** cycle n=1: Octet 6 and 7: write to **UTXDAT1/DTXDAT1**

...



Register 7 UA5TXTR/DA5TXTR

Upstream/Downstream AAL5 Transmit Trailer Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UA5TXTR 09_H DA5TXTR 19_H

Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8		
	CPCSUU(7:0)									
Bit	7	6	5	4	2	2	1	0		
DIL		6	5	4	3		ı			
	CPI(7:0)									

CPCS-UU(7:0) Common Part Convergence Sublayer User to User Indication

The CPCS-UU bit field is copied transparently into the CPCS-PDU

trailer in the last cell of an AAL5 segmented packet.

CPI(7:0) Common Part Indication

The CPI bit field is copied transparently into the CPCS-PDU trailer

in the last cell of an AAL5 segmented packet.



Register 8 UA5TXCMD/DA5TXCMD

Upstream/Downstream AAL5 Transmit Command Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UA5TXCMD 0A_H DA5TXCMD 1A_H

Typical Usage: Written by CPU (write only, read always returns 0000)

Bit	15	14	13	12	11	10	9	8			
	AAL5EN	PLENGTH(14:8)									
Bit	7	6	5	4	3	2	1	0			
	PLENGTH(7:0)										

AAL5EN AAL5 Segmentation Enable

This bit enables AAL5 segmentation process accompanied by the payload length octet counter PLENGTH:

'0' AAL5 segmentation is disabled. Payload data octets written to the cell transmit data registers are ignored.

Note: Setting AAL5EN='0' during an active packet segmentation process leads to an abort of the packet, i.e. the current cell is inserted with PT(0)='1' (End of Packet indication) and CPCS-SDU Length field of the trailer set to 0.

To abort it is recommended to write all 0 to the register: $AAL5EN \mid PLENGTH(14:0) = 0000_{H}$

'1' AAL5 segmentation is enabled. Payload data octets written to the cell transmit data registers are processed and the CPCS-PDU trailer is automatically appended in the last cell controlled by the payload length octet counter.

PLENGTH(14:0) Payload Length Octet Counter

This bit field represents the number of PDU payload octets for the current packet and is equal to the CPCS-SDU length field which is automatically inserted in the PDU trailer (last cell of the packet). The ABM-P uses this counter value to control the AAL5 segmentation process.

Note: The maximum supported CPCS-SDU length is 32767 octets.



Register 9 UA5RXHD0/DA5RXHD0

Upstream/Downstream AAL5 Receive Header 0 Registers

CPU Accessibility: Reset Value: Offset Address: Typical Usage:		Read/V 0000 _H UA5RX Read b	(HD0	••	DA5R	XHD0 1B	·h		
Bit	15	14	·	12 LCI(1 1:4) or GF(LCI(1	C(3:0) VP 1:4),		9	8	
	VPI(11:4) or GFC(3:0) VPI(7:4),								
Bit	7	6	5	4	3	2	1	0	
			VCI(15:12), LCI(15:12), VCI(15:12), VCI(15:12)						

Header octets one and two of first ATM cell of packet.

The ABM-P SAR unit does not interpret these bit fields, but copies them from ATM cells that are extracted during AAL5 packet reassembly process. Extracted cells are forwarded from the ABM-P like any cell to be transmitted by the respective UTOPIA Interface. Thus, the bit field usage depends on the selected LCI mapping mode in the particular application. From scheduler point of view the reassembly unit is addressed as UTOPIA port number $30_{\rm H}$.



VPI(11:0) or GFC(3:0) VPI(7:0) or LCI(11:0)	mode in R MODE1-> '00' '01' '10' '11'	ing of this bit field depends on the selected LCI mapping legister 126: MODE1: LCIMOD(1:0): VPI Address translated mode: LCI(11:0) VPI transparent mode: NNI cell format: 12 bit VPI field UNI cell format: 4 bit GFC field and 8 bit VPI field VPI Address translated mode: LCI(11:0) VPI transparent mode: NNI cell format: 12 bit VPI field UNI cell format: 4 bit GFC field and 8 bit VPI field UNI cell format: 4 bit GFC field and 8 bit VPI field					
	to the user.						
VCI(15:12) or LCI(15:12)	mode in R	ing of this bit field depends on the selected LCI mapping egister 126: MODE1: LCIMOD(1:0):					
or VCI(15:12)	'00' '01' '10' '11'	VCI transparent mode: VCI(15:12) VCI Address translated mode: LCI(15:12) VCI transparent mode: VCI(15:12) VCI transparent mode: VCI(15:12)					



Register 10 UA5RXHD1/DA5RXHD1

Upstream/Downstream AAL5 Receive Header 1 Registers

Rese	Accessibility: et Value: et Address: cal Usage:	0000 _H UA5R		0C _H	DA5R	XHD1 1C	н	
Bit	15	14	13	12	11	10	9	8
				VCI(1 LCI(1 VCI(1 VCI(1	1:4), 1:4),			
Bit	7	6	5	4	3	2	1	0
		VCI(3: LCI(3: VCI(3: VCI(3:	0), 0),			PT(2:0)		CLP

Header octets three and four of first ATM cell of AAL5 packet.

The ABM-P SAR unit does not interpret these bit fields, but copies them from ATM cells that are extracted during AAL5 packet reassembly process. Extracted cells are forwarded from the ABM-P like any cell to be transmitted by the respective UTOPIA Interface. Thus, the bit field usage depends on the selected LCI mapping mode in the particular application. From scheduler point of view the reassembly unit is addressed as UTOPIA port number $30_{\rm H}$.

VCI(11:0) The meaning of this bit field depends on the selected LCI mapping

or mode in Register 126: MODE1:

LCI(11:0) MODE1->LCIMOD(1:0):

'00' VCI transparent mode: VCI(11:0)
'01' VCI Address translated mode: LCI(11:0)
'10' VCI transparent mode: VCI(11:0)
'11' VCI transparent mode: VCI(11:0)



PT(2:0) Payload Type Field in ATM cell Header

PT(0) is automatically handled by the ABM-P (End of Packet detection).

Note: OAM or RM cells detected with PT(2)='1' are discarded by the reassembly unit and ignored for the packet reassembly process. Thus packet reassembly is not disturbed by inserted OAM cells.

CLP Cell Loss Priority Bit in ATM cell Header

The CLP bit is copied transparently from the ATM cell.



Register 11 UA5RXDAT0/DA5RXDAT0 Upstream/Downstream AAL5 Receive Data 0 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UA5RXDAT0 0D_H DA5RXDAT0 1D_H

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8		
	Octet(4n)(7:0)									
Bit	7	6	5	4	3	2	1	0		
Octet(4n+1)(7:0)										

Cell Receive Data Transfer Register

Octet(4n)(7:0) Payload data Octet (4n)
Octet(4n+1)(7:0) Payload data Octet (4n+1)

The payload data octets of a cell extracted from either upstream or downstream direction are read by consecutive read accesses to registers URXDAT0/DRXDAT0 and URXDAT1/DRXDAT1 in

alternating manner until end of packet:

cycle n=0: Octet 0 and 1: read from URXDAT0/DRXDAT0 cycle n=0: Octet 2 and 3: read from URXDAT1/DRXDAT1 cycle n=1: Octet 4 and 5: read from URXDAT0/DRXDAT0 cycle n=1: Octet 6 and 7: read from URXDAT1/DRXDAT1

...

After EOP is found, CPCS-UU, CPI and Status is read.



Register 12 UA5RXDAT1/DA5RXDAT1 Upstream/Downstream AAL5 Receive Data 1 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UA5RXDAT1 0E_H DA5RXDAT1 1E_H

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8			
	Octet(4n+2)(7:0)										
Bit	7	6	5	4	3	2	1	0			
2.,	Octet(4n+3)(7:0)										

Cell Receive Data Transfer Register

Octet(4n)(7:0) Payload data Octet (4n)
Octet(4n+1)(7:0) Payload data Octet (4n+1)

The payload data octets of a cell extracted from either upstream or downstream direction are read by consecutive read accesses to registers URXDAT0/DRXDAT0 and URXDAT1/DRXDAT1 in

alternating manner until end of packet:

cycle n=0: Octet 0 and 1: read from URXDAT0/DRXDAT0 cycle n=0: Octet 2 and 3: read from URXDAT1/DRXDAT1 cycle n=1: Octet 4 and 5: read from URXDAT0/DRXDAT0 cycle n=1: Octet 6 and 7: read from URXDAT1/DRXDAT1

...

After EOP is found, CPCS-UU, CPI and Status is read.



Register 13 UA5SARS/DA5SARS

Upstream/Downstream AAL5 SAR Status Registers

CPU Accessibility: Read/Write

Reset Value: 0080_H

Offset Address: UA5SARS 0F_H DA5SARS 1F_H

Typical Usage: Read and written by CPU

Bit	15	14	13	12	11	10	9	8	
	PE	CRC ERR	ILEN	MFLE	RAB	OV(1:0)	RXS	
Bit	7	6	5	4	3	2	1	0	
	WAIT	SP	SAB	SE	unused(3:0)				

PE Packet End

A '1' indicates that with the preceding read to register **UA5RXDAT0/ DA5RXDAT0** or **UA5RXDAT1/DA5RXDAT1**, the last two bytes of the

current packet have been read.

CRCERR CRC Error

A '1' indicates that the CRC32 of the current packet is erroneous.

ILEN Illegal Length

A '1' indicates that the length of the current packet is erroneous, i.e the number of octets does not match the length field in the AAL5 trailer or exceeds the maximum supported packet length of 65536 octets.

MFLE Maximum Frame Length Exceeded

A '1' indicates that the length of the current packet exceeds the

maximum supported packet length of 65536 octets.

RAB Receive Abort

A '1' indicates that the length field of the current packet is 0, indicating

an aborted or corrupted packet.

OV(1:0) Octets Valid

This bit field indicates the number of valid octets in registers

UA5RXDAT0 and UA5RXDAT1 or DA5RXDAT0 and DA5RXDAT1

respectively.



RXS Receive Packet Start

A '1' indicates that the first octets of a new packet are available in registers UA5RXDAT0 and UA5RXDAT1 or DA5RXDAT0 and

DA5RXDAT1 respectively.

WAIT Wait

A '1' indicates that no valid octets are available in registers UA5RXDAT0 and UA5RXDAT1 or DA5RXDAT0 and DA5RXDAT1 respectively. Read access to any read register while WAIT is asserted results into an error interrupt.

Segmentation Pending SP

A '1' indicates that a cell is ready to be transmitted towards the ABM-P core. A cell is ready either when 48 octets have been written to UA5TXDAT0 and UA5TXDAT1 or DA5TXDAT0 and DA5TXDAT1 respectively or when the last cell is being built. Bit 'SP' is set when the 48-byte transmit buffer is full and it is reset as

soon as at least 4-octet space is available for new octets. The microprocessor has to poll this bit before writing the next 48-octet bunch or beginning a new packet. If the microprocessor attempts to write to UA5TXDAT0 and UA5TXDAT1 or DA5TXDAT0 and **DA5TXDAT1** respectively while 'SP' is set, an interrupt is generated and the write access is delayed by the READY signal.

SAB Segmentation Abort

A '1' indicates that the transmission of a packet has been aborted because the enable bit EN was reset by the microprocessor before the transmission was completed. The AAL5 unit automatically closed the packet with an abort sequence in the last cell (length field set to 0).

Note: Status bit 'SE' is not set in this case.

SE Segmentation Ended

A '1' indicates that the transmission of a packet has been completed successfully.

Note: Status bits SP. SAB, SE are used for transmit, the others for receive.



7.2.4 Buffer Occupation Counter Registers

Register 14 UBufferOcc/DBufferOcc Upstream/Downstream Buffer Occupation Registers

CPU Accessibility: Read only

Reset Value: 0000_H

Offset Address: UBufferOcc 20_H DBufferOcc 21_H

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8			
	UBufferOcc/DBufferOcc(17:10)										
Bit	7	6	5	4	3	2	1	0			
	UBufferOcc/DBufferOcc(9:2)										

UBufferOcc(17:2) Upstream Buffer Occupation Counter

DBufferOcc(17:2) Downstream Buffer Occupation Counter

These bit fields represent the most significant 16 bits of the internal 18-bit wide counters reflecting the number of cells currently stored in the upstream/downstream cell storage RAM.

The CPU determines the buffer fill level with a granularity of 4 by reading register UBufferOcc/DBufferOcc and left shifting the value by 2:

fill_level(17:0):= (xBufferOcc(17:2) << 2)



Dit

۵

DBufferOccNg(17:2)

_

Register Description

Register 15 UBufferOccNg/DBufferOccNg
Up-/Downstream Non-Guaranteed Buffer Occupation Registers

CPU Accessibility: Read only Reset Value: 0000 Offset Address: **UBufferOccNa** 22_H DBufferOccNg 23_H Typical Usage: Read by CPU Bit 15 14 13 12 11 10 9 8 UBufferOccNa/DBufferOccNa(17:10)

DIL	/	U	3	4	3		ı	U
			UBuffer	OccNg/D	BufferOccl	Ng(9:2)		
•								
UBut	fferOccNa(17	':2) L	Jostream N	on-Guara	anteed But	ffer Occur	oation Cou	unter

These bit fields represent the most significant 16 bits of the internal 18-bit wide counters reflecting the number of **non-guaranteed** cells currently stored in the upstream/downstream cell storage RAM.

Downstream Non-Guaranteed Buffer Occupation Counter

The CPU determines the number of cells with a granularity of 4 by reading register UBufferOccNg/DBufferOccNg and left shifting the value by 2:

 $fill_{evel(17:0):= (xBufferOccNg(17:2) << 2)}$

"Non-Guaranteed" cell count refers to cells, that are accepted (stored) because of shared buffer availability although the guaranteed minimum per queue buffer size is already occupied by the specific queue.

The sum of all per queue guaranteed buffer sizes virtually divides the global buffer space into a "guaranteed" part and a "non-guaranteed" (shared) part.

Note: This counter function has been modified from ABM v1.1 since minimum per queue buffer reservation was introduced in ABM-P v1.1.

In ABM v1.1 these counters represented the number stored "non-real-time" cells belonging to traffic classes with the real-time indication bit 'RTind' cleared in the traffic class table.



7.2.5 Buffer Threshold and Occupation Capture Registers

Register 16 UBufMax/DBufMax

Upstream/Downstream Buffer Maximum Threshold Registers

Rese	Accessibility: et Value: et Address: cal Usage:	000 UBu	d/ Write 0 _H u fMax ten by CF	24_H PU	DBuf	Мах 25 _н	1	
Bit	15	14	13 UI	12 BufMax/DB	11 ufMax(17:	10	9	8
D:4	7				•	· ·	4	0
Bit	/	6	5 l	4 JBufMax/D	3 BufMax(9:	2)	1	0

UBufMax(17:2) Upstream Buffer Maximum Threshold

DBufMax(17:2) Downstream Buffer Maximum Threshold

These bit fields determine a maximum limit for the total upstream and downstream buffer size with a granularity of 4 cells. The values depend on:

- The size of the external cell pointer RAM.
- · Whether the downstream cell storage RAM is connected.

See Table 7-3 for recommended values.

The CPU programs the maximum number of cells with a granularity of 4 by right shifting the value by 2:

xBufMax(17:2):= (maximum cells(17:0) >> 2)

Table 7-3 provides typical values and related RAM sizes:



Table 7-3 External RAM Sizes

Cell Pointer SSRAM	Min. Required Upstream Cell SDRAM	Min. Required Downstream Cell SDRAM	UBufMax	Up- stream Buffer	DBufMax	Down- stream Buffer
e.g. 512 k x 32 bit	128 Mb e.g. 2*(4Mb*16)	128 Mb e.g. 2*(4Mb*16)	3FFFF _H	256k cells	3FFFF _H	256k cells
e.g. 256 k x 32 bit	64 Mb e.g. 1*(2Mb*32)	64 Mb e.g. 1*(2Mb*32)	1FFFF _H	128k cells	1FFFF _H	128k cells
e.g. 128 k x 32 bit	32 Mb	32 Mb	0FFFF _H	64k cells	0FFFF _H	64k cells
e.g. 256 k x 32 bit	128 Mb e.g. 2*(4Mb*16)	none	3FFFF _H	256k cells	00000 _H	0
e.g. 128 k x 32 bit	64 Mb e.g. 1*(2Mb*32)	none	1FFFF _H	128k cells	00000 _H	0
e.g. 64 k x 32 bit	32 Mb	none	0FFFF _H	64k cells	00000 _H	0

Note: The upstream cell storage RAM must always be connected.

Note: The size of the cell storage RAMs need not to be specified. Its minimum size is determined by the setting of UBufMax/DbufMax.



Register 17 UMAC/DMAC

Upstream/Downstream Maximum Occupation Capture Registers

CPU Accessibility: Read only, self-clearing on Read

Reset Value: 0000_H

Offset Address: UMAC 26_H DMAC 27_H

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8		
	UMAC/DMAC(17:10)									
Bit	7	6	5	4	3	2	1	0		
UMAC/DMAC(9:2)										

UMAC(17:2) Upstream Maximum Occupation Capture Counter

DMAC(17:2) Downstream Maximum Occupation Capture Counter

These bit fields represent the most significant 16 bits of the internal 18-bit wide counters reflecting the absolute maximum number of cells stored in the respective external cell buffer since the last Read access (peak cell filling level within measurement interval).

The CPU determines the maximum number of cells with a granularity of 4 by reading register UMAC/DMAC and left shifting the value by 2:

 $max_level(17:0) := (xMAC(17:2) << 2)$

The counter value is automatically cleared to 0000_H after Read.



Register 18 UMIC/DMIC

Upstream/Downstream Minimum Occupation Capture Registers

CPU Accessibility: Read only, self-clearing on Read

Reset Value: FFFF_H

(modified by chip logic immediately after reset)

Offset Address: UMIC 28_H DMIC 29_H

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8		
				UMIC/DM	IIC(17:10)					
D.:	_	•	_				_	•		
Bit	/	6	5	4	3	2	1	0		
	UMIC/DMIC(9:2)									

UMIC(17:2) Upstream Minimum Occupation Capture Counter

DMIC(17:2) Downstream Minimum Occupation Capture Counter

These bit fields represent the most significant 16 bits of the internal 18-bit wide counters reflecting the absolute minimum number of cells stored in the respective external cell buffer since the last Read access (minimum cell filling level within measurement interval).

The CPU determines the minimum number of cells with a granularity of 4 by reading register UMIC/DMIC and left shifting the value by 2:

min level(17:0):= (xMIC(17:2) << 2)

The counter value is automatically cleared to $0000_{\rm H}$ after Read.

Note: The reset value is modified by chip logic immediately after reset or clearing read and thus shall not be included in register reset value test programs.



Register 19 CLP1DIS

CLP1 Discard Global Threshold Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: CLP1DIS 2A_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				DCLP1D	IS(13:6)			
Bit	7	6	5	4	3	2	1	0
				IS(13:6)				

UCLP1DIS(13:6) Upstream CLP1 Discard Threshold value

DCLP1DIS(13:6) Downstream CLP1 Discard Threshold value

These 8-bit values determine a global 14-bit threshold value (granularity of 64 cells) that enables discard of low-priority (CLP='1') cells.

The threshold values are compared with the per scheduler low priority cell counter SBOccLP (Scheduler Block Low Priority Occupancy) (see Internal Table 5: Scheduler Block Occupancy Table Transfer Registers SBOC0..SBOC4) and enables all CLP1 related discard thresholds. i.e.:

TCT1.BufCiCLP1(7:0) (Register 40: TCT1)

TCT2.SBCiCLP1(7:0) (Register 41: TCT2)

TCT0.QueueCiCLP1(11:0) (Register 39: TCT0)

As a second condition, CLP1 related discard thresholds are only effective, if the specific queue that is asked to accept the cell is associated to a traffic class that has EPD function disabled (EPDen='0', see "Traffic Class Table Transfer Registers TCT0, TCT1, TCT2, TCT3" on Page 241).

The CPU programs the threshold with a granularity of 64 cells by right shifting the value by 6:

xCLP1DIS(13:6):= (threshold value(13:0) >> 6)



7.2.6 Configuration Register

Register 20 CONFIG

Configuration Register

CPU Accessibility: Read/Write

Reset Value: 0000_H
Offset Address: 2B_H

Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				Unus	sed(13:6)			
Bit	7	6	5	4	3	2	1	n
Dit	,			ed(5:0)			I	0
			Reserved1	ABRTQ				

Reserved1 this bit is for internal use only and must be set to 0 during normal

operation.

ABRTQ ABR Toggle Queue ID:

register to 1.

This global bit controls treatment of RM cells for uni-directional

(miniswitch) mode.

O Normal Operation (set for bi-directional mode).

1 RM cells with toggled LCI and QID are modified.

Note: The following conditions must apply for proper CI/NI operation:

In Bi-directional Mode, the same LCI and the same queue identifier QID must be used for the ABR connection in forward and backward directions; for example, in forward direction LCI=2 and QID=7, in backward direction LCI=2 and QID=7.

In Uni-directional Mode, LCI and QID must have the LSB inverted; for example, in forward direction LCI=3 and QID=7, in backward direction LCI=2 and QID=6.

The LCI inversion (toggle) is activated by setting the LCI toggle bit in the MODE1

(LCI toggling and Queue toggling are not necessary for proper operation of ABM-P but of preceding devices that expect the same LCI for forward and backward direction of one connection (e.g. AOP PXB4340 and ALP PXB4350).)



7.2.7 Backpressure Control Registers

Register 21 UUBPTH0

Upstream UTOPIA Backpressure Threshold Register 0

CPU Accessibility: Read/Write

Reset Value:

FFFF_H

Offset Address:

UUBPTH0 2C_H

Typical Usage:

Written by CPU

Bit	15	14	13	12	11	10	9	8
				UUBPT	ГН0(17:10)		
Bit	7	6	5	1	3	2	1	0
DIL		<u> </u>	<u> </u>		<u> </u>		<u>'</u>	<u> </u>
	UUBPTH0(9:2)							

UUBPTH0(17:2) Upstream UTOPIA Backpressure Threshold 0

This bit field determines the backpressure threshold for the Upstream UTOPIA Receive Interface Group 0 (see **Chapter 5.1.1**) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right shifting the value by 2:

UUBPTH0(17:2):= (maximum_cells(17:0) >> 2)



Register 22 UUBPTH1

Upstream UTOPIA Backpressure Threshold Register 1

CPU Accessibility: Read/Write

Reset Value: FFFF_H

Offset Address: UUBPTH1 2D_H

Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				UUBPT	ΓH1(17:10)		
D:1	-	0	_	4	0	0	4	•
Bit	/	6	5	4	3	2	1	U
	UUBPTH1(9:2)							

UUBPTH1(17:2) Upstream UTOPIA Backpressure Threshold 1

This bit field determines the backpressure threshold for the Upstream UTOPIA Receive Interface Group 1 (see **Chapter 5.1.1**) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

UUBPTH1(17:2):= (maximum_cells(17:0) >> 2)



Register 23 UUBPTH2

Upstream UTOPIA Backpressure Threshold Register 2

CPU Accessibility: Read/Write
Reset Value: FFFF_H

Offset Address: **UUBPTH2 2E**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				UUBPT	TH2(17:10)		
Bit	7	6	5	1	3	2	1	0
Dit	'						<u>'</u>	
				UUBF	PTH2(9:2)			

UUBPTH2(17:2) Upstream UTOPIA Backpressure Threshold 2

This bit field determines the backpressure threshold for the Upstream UTOPIA Receive Interface Group 2 (see **Chapter 5.1.1**) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

UUBPTH2(17:2):= (maximum_cells(17:0) >> 2)



Register 24 UUBPTH3

Upstream UTOPIA Backpressure Threshold Register 3

CPU Accessibility: Read/Write
Reset Value: FFFF_H

Offset Address: **UUBPTH3 2E**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				UUBPT	TH3(17:10)		
Bit	7	6	5	4	2	2	1	0
DIL		U	5	4	3		1	
				UUBF	PTH3(9:2)			

UUBPTH3(17:2) Upstream UTOPIA Backpressure Threshold 3

This bit field determines the backpressure threshold for the Upstream UTOPIA Receive Interface Group 3 (see **Chapter 5.1.1**) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

UUBPTH3(17:2):= (maximum cells(17:0) >> 2)



Register 25 UBPEI

UTOPIA Backpressure Exceed Indication Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UBPEI 30_H
Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8
				Unu	sed(7:0)			
D:1	-	•	_	4	0		_	•
Bit	/	6	5	4	3	2	1	0
		DUBP	EI(3:0)		UUBPEI(3:0)			

DUBPEI(3:0) Downstream UTOPIA Backpressure Exceed Indication (3:0) UUBPEI(3:0) Upstream UTOPIA Backpressure Exceed Indication (3:0)

These bits indicate the respective UTOPIA backpressure threshold status.

Bit i (i = 0..3) active indicates, that the backpressure threshold for group i is exceeded (bit = 'H') and the UTOPIA Receive Interface backpressures the respective UTOPIA ports.



Register 26 DUBPTH0

Downstream UTOPIA Backpressure Threshold Register 0

CPU Accessibility: Read/Write
Reset Value: FFFF_H

Offset Address: **DUBPTH0 31**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				DUBPT	H0(17:10)		
Bit	7	6	5	4	3	2	1	0
				DUBF	PTH0(9:2)			

DUBPTH0(17:2) Downstream UTOPIA Backpressure Threshold 0

This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 0 (see Chapter 5.2.1) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

DUBPTH0(17:2):= (maximum_cells(17:0) >> 2)



Register 27 DUBPTH1

Downstream UTOPIA Backpressure Threshold Register 1

CPU Accessibility: Read/Write

Reset Value: FFFF_H

Offset Address: **DUBPTH1 32**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				DUBPT	ΓH1(17:10)		
Bit	7	6	5	4	3	2	1	0
				DUBF	PTH1(9:2)			

DUBPTH1(17:2) Downstream UTOPIA Backpressure Threshold 1

This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 1 (see Chapter 5.2.1) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

DUBPTH1(17:2):= (maximum_cells(17:0) >> 2)



Register 28 DUBPTH2

Downstream UTOPIA Backpressure Threshold Register 2

CPU Accessibility: Read/Write
Reset Value: FFFF_H

Offset Address: **DUBPTH2 33**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				DUBPT	ΓH2(17:10)		
Bit	7	6	5	4	3	2	1	0
				DUBF	PTH2(9:2)			

DUBPTH2(17:2) Downstream UTOPIA Backpressure Threshold 2

This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 2 (see Chapter 5.2.1) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

DUBPTH2(17:2):= (maximum_cells(17:0) >> 2)



Register 29 DUBPTH3

Downstream UTOPIA Backpressure Threshold Register 3

CPU Accessibility: Read/Write
Reset Value: FFFF_H

Offset Address: **DUBPTH3 34**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
				DUBPT	ГН3(17:10)		
Bit	7	6	5	4	3	2	1	0
				DUBF	PTH3(9:2)		•	

DUBPTH3(17:2) Downstream UTOPIA Backpressure Threshold 3

This bit field determines the backpressure threshold for the Downstream UTOPIA Receive Interface Group 3 (see Chapter 5.2.1) with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 by right

shifting the value by 2:

DUBPTH3(17:2):= (maximum_cells(17:0) >> 2)



7.2.8 QCI Control Registers

Register 30 DQCIC

Downstream Queue Congestion Indication Control Register

CPU Accessibility: Read/Write

Reset Value: 0080_H

Offset Address: **DQCIC 35**_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8	
				Unus	sed(15:8)				
Bit	7	6	5	4	3	2	1	0	
	FSEN	BSEN	BPLE	N(1:0)	QCIHYS(3:0)				

FSEN Frame Sync Enable

This bit enables frame sync operation controlled by signal 'QCITXFRAME'.

0 Frame Sync Operation disabled. Input signal

'QCITXFRAME' is ignored.

Frame Sync Operation enabled.

An active high edge at input signal 'QCITXFRAME'

starts transmission of a new pattern.

BSEN Bit-Stuffing Enable

This bit enables HDLC bit-stuffing within the transmission pattern.

Bit-stuffing disabled.

1 Bit-stuffing enabled.

BPLEN(1:0) Bit-Pattern Length

This bit field determines the bit pattern payload length depending on

the number of queues that need to be monitored.

1k bits (queues 0..1023 are monitored)2k bits (queues 0..2047 are monitored)



10	4k bits (queues 04095 are monitored)
11	8k bits (queues 08191 are monitored)

QCIHYS(3:0) Queue Congestion Indication Hysteresis

This bit field determines the hysteresis that is applied to the Queue Congestion Indication threshold evaluation. The queue specific threshold is programmed in table QCIT.

The hysteresis determines a lower threshold TH_{hys} with TH_{hysi}:= Threshold_i - Delta_i

The Delta_i value is determined by bit field DH(2:0) and Threshold_i with:

Delta_i:= Threshold_i >> [QCIHYS(3:0)]

The following table shows the operation and resulting example TH_{hysi} values for the example of a threshold programmed to 1024 cells:

QCIHYS (2:0):	Delta _i :=		Example:
0d	0	(hysteresis disabled)	TH _{hysi} := 1024
1d	Threshold _i >>	·1	TH _{hysi} := 512
2d	Threshold _i >>	-2	TH _{hysi} := 768
4d	Threshold _i >>	- 4	TH _{hysi} := 960
8d	Threshold _i >>	· 8	TH _{hysi} := 1020
10d	Threshold _i >>	10 hysteres	sis ineffective)



7.2.9 DBA Control Registers

Register 31 DSBT1

Upstream/Downstream DBA Scheduler Block Threshold Register 1

CPU Accessibility: Read/Write

Reset Value: FFFF_H

Offset Address: DSBT1 36_H

Typical Usage: Written and Read by CPU during initialization

Bit	15	14	13	12	11	10	9	8		
				DSBT1F	HP(11:4)					
Bit	7	6	5	4	3	2	1	0		
Dit										
	DSBT1LP(11:4)									

DSBT1HP(11:4) DBA Scheduler Block Threshold 1 High Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **High** Priority DBA Threshold 1. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT1HP(11:4):= (threshold value >> 4)

DSBT1LP(11:4) DBA Scheduler Block Threshold 1 Low Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **Low** Priority DBA Threshold 1. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT1LP(11:4):= (threshold_value >> 4)



Register 32 DSBT2

Upstream/Downstream DBA Scheduler Block Threshold Register 2

CPU Accessibility: Read/Write

Reset Value: FFFF_H

Offset Address: DSBT2 37_H

Typical Usage: Written and Read by CPU during initialization

Bit	15	14	13	12	11	10	9	8
				DSBT2H	HP(11:4)			
Bit	7	6	5	4	3	2	1	0
				DSBT2l	_P(11:4)			

DSBT2HP(11:4) DBA Scheduler Block Threshold 2 High Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **High** Priority DBA Threshold 2. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT2HP(11:4):= (threshold_value >> 4)

DSBT2LP(11:4) DBA Scheduler Block Threshold 2 Low Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **Low** Priority DBA Threshold 2. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT2LP(11:4):= (threshold_value >> 4)



Register 33 DSBT3

Upstream/Downstream DBA Scheduler Block Threshold Register 3

CPU Accessibility: Read/Write

Reset Value: FFFF_H

Offset Address: DSBT3 38_H

Typical Usage: Written and Read by CPU during initialization

Bit	15	14	13	12	11	10	9	8
				DSBT3F	HP(11:4)			
Bit	7	6	5	4	3	2	1	0
				DSBT3L	_P(11:4)			

DSBT3HP(11:4) DBA Scheduler Block Threshold 3 High Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **High** Priority DBA Threshold 3. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT3HP(11:4):= (threshold_value >> 4)

DSBT3LP(11:4) DBA Scheduler Block Threshold 3 Low Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **Low** Priority DBA Threshold 3. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT3LP(11:4):= (threshold_value >> 4)



Register 34 DSBT4

Upstream/Downstream DBA Scheduler Block Threshold Register 4

CPU Accessibility: Read/Write

Reset Value: FFFF_H

Offset Address: DSBT4 39_H

Typical Usage: Written and Read by CPU during initialization

Bit	15	14	13	12	11	10	9	8
				DSBT4F	HP(11:4)			
Bit	7	6	5	4	3	2	1	0
				DSBT4l	_P(11:4)			

DSBT4HP(11:4) DBA Scheduler Block Threshold 4 High Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **High** Priority DBA Threshold 4. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccHP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT4HP(11:4):= (threshold_value >> 4)

DSBT4LP(11:4) DBA Scheduler Block Threshold 4 Low Priority

This bit field represents the most significant 8 bits of the internal 12-bit wide **Low** Priority DBA Threshold 4. The threshold value is global, but individually evaluated against all scheduler block specific fill level counter (upstream and downstream) of the same priority class (SBOccLP).

The threshold range is (0..4095) with a granularity of 16 cells. The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 4:

DSBT4LP(11:4):= (threshold_value >> 4)



Internal Table 1: DBA Threshold Crossing Table Transfer Register

The DBA Threshold Crossing Table (DTCT) Transfer Register is used to access the internal Upstream/Downstream DBA Threshold Crossing Table containing 2*8 entries of 16 bits each. Table 7-4 summarize the registers.

Table 7-4 Registers DTC Upstream/Downstream Table Access

15	0			
DT	CT RAM Entry			RAM Select:
15	0	_	15	0
	DTCT			MAR=05 _H
		-		Entry Select:
			15	0
rea	no Mask; ad access only			WAR (07 _D)

DTCT is the transfer register (read only) for a 16-bit DTC Table entry. The Read process is controlled by the MAR (Memory Address Register). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the DTC Table, bit field MAR(4:0) must be set to $05_{\rm H}$. Bit 5 of MAR starts the transfer and is automatically cleared after execution.

Table 7-5 WAR Register Mapping for DTC Table access

Bit	15	14	13	12	11	10	9	8
				Unuse	d(11:4)			
Bit	7	6	5	4	3	2	1	0
		Unuse	ed(3:0)		Core	Е	ntrySel(3:0	0)

Core
Selects the core (upstream/downstream) for access of the DBA
Threshold Crossing Indication entries:

Upstream Core
Downstream Core
EntrySel(3:0)
Selects one of the 8 DBA Threshold Crossing Indication Entries.



Register 35 DTCT

DTC Transfer Register

CPU Accessibility: Read Reset Value: 0000_H

Offset Address: DTCT 3A_H

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8	
DTCSBE(15:8)									
Bit	7	6	5	4	3	2	1	0	
	DTCSBE(7:0)								

DTCSBE(15:0) DBA Threshold Crossing Scheduler Block Event

Each bit indicates that a DBA Threshold Crossing Event has occurred in a specific Scheduler Block (SB). The Threshold Crossing type must then be read from the respective SBOC table entry (see **Register 50: SBOC0**).

The Scheduler Block j is determined from the bit-position N in bit field DTCSBE(15:8) and the Entry number (Register WAR bit field 'EntrySel(3:0)' and bit 'Core'):

Core='0' Upstream Events:

 j_{SBUp} := EntrySeI(3:0) * 16 + N

Core='1' Downstream Events:

 j_{SBDn} := EntrySel(3:0) * 16 + N

Note: The DTCSBE(15:0) entries are automatically cleared on read. Any new event (bit set by ABM-P) generates an interrupt in register ISRDBA (see Register 121: ISRDBA).



7.2.10 LCI Table Transfer Registers

Internal Table 2: LCI Table Transfer Registers LCI0, LCI1, LCI2

These registers are used to access the internal Local Connection Identifier (LCI) table containing 16384 entries (one entry serves for upstream and downstream direction). **Table 7-6** shows an overview of the registers involved.

Table 7-6 Registers for LCI Table Access

47						0					
			LC	CI RAM en	try					RAM select:	
15		0	15		0	15		0	15		0
	LCI2			LCI1			LCI0			MAR=00 _H	
			•							LCI select:	
15		0	15		0	15		0	15		0
	MASK2			MASK1			MASK0		W.	AR (016383	3 _D)

LCI0, LCI1 and LCI2 are the transfer registers for one 48-bit LCI table entry. The LCI value representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated LCI table entry is read into the LCI0/LCI1/LCI2 Registers or modified by the LCI0/LCI1/LCI2 Register values with a write mechanism. The associated Mask Registers MASK0 to MASK2 allow a bit-wise masking for Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated LCI0/LCI1/LCI2 register bit will be overwritten by the respective LCI table entry bit value. In case of Write operation, the dedicated LCI0/LCI1/LCI2 register bit will modify the respective LCI table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR select the memory/table that will be accessed; to select the LCI table bit field MAR(4:0) must be set to 0. Bit 5 of the MAR starts the transfer and is automatically cleared after execution.

Table 7-7 WAR Register Mapping for LCI Table Access

Bit	15	14	13	12	11	10	9	8
	Unuse	ed(2:0)			LCISe	l(13:8)		
Bit	7	6	5	4	3	2	1	0
				LCISe	el(7:0)			

LCISel(13:0) Selects an LCI entry within the range (0..16383).



Register 36 LCI0

LCI Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: LCI0 3B_H

Typical Usage: Written and Read by CPU to maintain the LCI table

Bit	15	14	13	12	11	10	9	8		
				Unused	l(13:6)					
	_		_	_		_		_		
Bit	7	6	5	4	3	2	1	0		
		Unused(5:0)								
								core		

CLPT CLP Transparent:

Specifies whether the CLP bit of cells belonging to this connection is evaluated or not in threshold checks. Valid for both upstream and downstream cores. Does not affect SBOC counters.

CLP bit is evaluated.

1 CLP bit is not evaluated; all cells are treated as high

priority cells assuming CLP=0.

ABMcore ABM-P Core Selection:

This bit is valid in Uni-directional Mode only and specifies the core responsible for cells of this LCI.

0 Scheduler Blocks 0..127 are selected (core 0).

1 Scheduler Blocks 128..255 are selected (core 1).



Register 37 LCI1

LCI Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: LCI1 3C_H

Typical Usage: Written and Read by CPU to maintain the LCI table

Bit	15	14	13	12	11	10	9	8
				DnQID	(12:5)			
Bit	7	6	5	4	3	2	1	0
			DnQID(4:0)	-	D	nflags(2:0)

DnQID(12:0) Downstream Queue Identifier.

Specifies the queue (0..8191) in which the cells of the connection

are stored.

Dnflag 2 Last cell of packet flag for downstream direction:

This bit is autonomously used by the EPD function of the ABM-P.

Initialize to 1 at connection setup. Do not Write during normal operation.

Dnflag 1 Discard packet flag in downstream direction;

This bit is autonomously used by the EPD function of the ABM-P.

Initialize to 0 at connection setup.

Do not Write during normal operation.

Dnflag 0 Discard rest of packet flag in downstream direction;

This bit is autonomously used by the EPD function of the ABM-P.

Initialize to 0 at connection setup. Do not Write during normal operation.



Register 38 LCI2

LCI Transfer Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: LCI1 3D_H

Typical Usage: Written and Read by CPU to maintain the LCI table

Bit	15	14	13	12	11	10	9	8
				UpQI	0(12:5)			
Bit	7	6	5	4	3	2	1	n
Dit	,	- I	JpQID(4:0)		L	Jpflags(2:0))

UpQID(12:0) Upstream Queue Identifier.

Specifies the queue (0..8191) in which the cells of the connection

are stored.

Upflag 2 Last cell of packet flag for upstream direction:

This bit is autonomously used by the EPD function of the ABM-P.

Initialize to 1 at connection setup.

Do not Write during normal operation.

Upflag 1 Discard packet flag in upstream direction;

This bit is autonomously used by the EPD function of the ABM-P.

Initialize to 0 at connection setup. Do not Write during normal operation.

Upflag 0 Discard rest of packet flag in upstream direction;

This bit is autonomously used by the EPD function of the ABM-P.

Initialize to 0 at connection setup.

Do not Write during normal operation.



7.2.11 Traffic Class Table Transfer Registers

Internal Table 3: Traffic Class Table Transfer Registers TCT0, TCT1, TCT2, TCT3

The Traffic Class Table Transfer Registers are used to access the internal Traffic Class Table (TCT) containing 2*16 entries of 4*64 bits each (16 traffic classes per ABM-P core, 4 words of 64 bits per entry). **Table 7-8** shows an overview of the registers involved.

Table 7-8 Registers for TCT Table Access

63										0			
				TCT	RA	M entry					RAM	l select:	
15		0	15		0	15	0	15		0	15		0
	TCT3			TCT2		TCT1			TCT0		MA	R=01 _H	
											TCT er	try selec	ot:
15		0	15		0	15	0	15		0	15		0
	MASK3			MASK2		MASK1			MASK0		WAR	(0127 _D)

TCT0, TCT1, TCT2 and TCT3 are the transfer registers used to access the 4*64 bit TCT table entries.

Core selection, traffic class number, and 64-bit word selection of the table entry which needs to be read or written must be programmed to the Word Address Register (WAR). The dedicated TCT table entry 64-bit word is read into the TCT3/TCT2/TCT1/TCT0 registers or modified by the TCT3/TCT2/TCT1/TCT0 register values with a write mechanism. The associated Mask Registers MASKi (i=3..0) allow a bit-wise masking for Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated TCTi (i=3..0) register bit will be overwritten by the respective TCT table entry bit value. In case of Write operation, the dedicated TCTi (i=3..0) register bit will modify the respective TCT table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR select the memory/table that will be accessed; to select the TCT table bit field MAR(4:0) must be set to 1. Bit 5 of MAR starts the transfer and is automatically cleared after execution.



CoreSel

0

Register Description

Table 7-9 WAR Register Mapping for TCT Table Access

Bit	15	14	13	12	11	10	9	8
				Unuse	ed(7:0)			
Bit	7	6	5	4	3	2	1	0
	Unused	CoreSel		TCID	word64	Sel(1:0)		

Selects the ABM-P core for TCT table access:


Upstream core selected (Core 0)

	1 Downstream core selected (Core 1)
TCID(3:0)	Selects The Traffic Class for the TCT table access in the range (015).
word64SeI(1:0)	Selects The 64-Bit Word of the 256-bit TCT table entry for access:

Bit field (63..0) of traffic class entry is selected.
Bit field (127..64) of traffic class entry is selected.
Bit field (191..128) of traffic class entry is selected.
Bit field (255..192) of traffic class entry is selected.

The meaning of registers TCTi (i=3..0) depends on the word selection bit field 'word64Sel(1:0)' in the WAR, because 256-bit TCT entries are mapped to 64 bits of registers TCTi (i=3..0) by this selection:





TCT3(15:0)

TCT2(15:0)

All 5 statistical counters stop at their maximum value. Counters must be set to 0 after read.

WAR modulo 4	31 24	23	16	15	8	7	0
3	unused(7:0)		LostCell sSB(3:0)	LostF	Packets/CL	P1Cells(15:0) ¹⁾
		(3:0) ¹⁾	1)				
2	unused(1	3:0)		Tra	fClassOcc	Ng(17:0)	
1	unused(7:0)	QueueM	lax(7:0)	unused(3:0)	Queu	ieCiCLP1	(11:0)
0	unused(7:0) BufCiCLP1(7			BufMax	Ng(7:0)	BufEP	DNg(7:0)
	TCT1	(15:0)			TCT0	(15:0)	

All 5 statistical counters stop at their maximum value. Counters must be set to 0 after read.

Note: - grey fields are 'unused', it is recommended to mask them for write access

- green fields must be configured (written) by the CPU
- blue fields are statistical counter values optionally read by CPU

Data Sheet 243 2001-12-17



Register 39 TCT0

TCT Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: TCT0 3E_H

Typical Usage: Written and Read by CPU to maintain the TCT table;

the meaning of register TCT0 depends on the bit field

'Word64Sel' in WAR;

Register WAR.Word64Sel(1:0) ='00':

Bit	15	14	13	12	11	10	9	8
				BufMax	Ng(7:0)			
Bit	7	6	5	4	3	2	1	0
				BufEPD	Ng(7:0)			

BufMaxNg(7:0) Maximum Buffer Fill Threshold for a non-real-time traffic class

configuration (register TCT1, DwordSel=00).

The first cell exceeding this threshold is discarded and if also PPD is enabled for this traffic class (register TCT1, DwordSel=00, PPDen=1) PPD is applied on a per connection (LCI) basis. The threshold is defined with a granularity of 1024 cells:

Threshold = BufMaxNg(7:0) * 1024 Cells

BufEPDNg(7:0) EPD threshold for a non-real-time traffic class configuration

(register TCT1, DwordSel='00').

If the buffer fill exceeds this threshold and EPD is enabled for this traffic class (register TCT1, DwordSel=00, EPDen=1) EPD is

applied on a per connection (LCI) basis.

The threshold is defined with a granularity of 1024 cells:

Threshold = BufEPDNg(7:0) * 1024Cells



Register WAR.Word64Sel(1:0) ='01':

Bit	15	14	13	12	11	10	9	8		
		unuse	ed(3:0)			QueueCiC	LP1(11:8)			
Bit	7	6	5	4	3	2	1	0		
	QueueCiCLP1(7:0)									

QueueCiCLP1 (11:0)

Combined Queue Threshold of this Traffic Class for the following cases:

- a) if ABRen=1 for the traffic class
 - ⇒ ABR Congestion Indication CI/NI/EFCI is triggered
- b) if CLPT=0 (CLP transparent bit is not true) and EPDen=0
 ⇒ CLP1 queue threshold for CLP=1 cells (cells with CLP=1 are discarded)
- c) if CLPT=0 and EPDen=1

 ⇒ EPD GFR queue threshold. If that threshold and additionally

 RufNrtEPD (of the respective traffic class) is exceeded then

⇒ EPD GFR queue threshold. If that threshold and additionally BufNrtEPD (of the respective traffic class) is exceeded then EPD is triggered.

The threshold is defined with a granularity of 4: Threshold = QueueCiCLP1(7:0) * 4 Cells

Register WAR.Word64Sel(1:0) ='10':

15	14	13	12	11	10	9	8	
		T	rafClassO	ccNg(15:8)			
7	6	5	4	3	2	1	0	
TrafClassOccNg(7:0)								
	7	7 6	7 6 5	7 6 5 4	TrafClassOccNg(15:8	TrafClassOccNg(15:8) 7 6 5 4 3 2	TrafClassOccNg(15:8) 7 6 5 4 3 2 1	

TrafClassOccNg Current Buffer Occupation in number of cells for this traffic class. **Do not Write in normal operation.**



Register WAR.Word64Sel(1:0) ='11':

Bit	15	14	13	12	11	10	9	8		
			Lost	Packets/C	LP1Cells(1	15:8)				
	•									
Bit	7	6	5	4	3	2	1	0		
	LostPackets/CLP1Cells(7:0)									

LostPackets/ CLP1Cells (15:0) **Count of Lost Packets due to EPD Overflow** for this traffic class or count of lost CLP=1 cells due to CLP threshold overflow. Automatically reset after Read access.



Register 40 TCT1

TCT Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: TCT1 3F_H

Typical Usage: Written and Read by CPU to maintain the TCT table;

the meaning of register TCT1 depends on the bit field

'Word64Sel' in WAR;

Register WAR.Word64Sel(1:0) ='00':

Bit	15	14	13	12	11	10	9	8
				unuse	d(7:0)			
Bit	7	6	5	4	3	2	1	0
BufCiCLP1(17:10)							Ü	

BufCiCLP1 (17:10)

Buffer EPD CLP1 Threshold

This 8-bit value determines a global cell filling level threshold with a granularity of 1024 cells that triggers early packet discard (EPD) for CLP=1 tagged frames used by GFR traffic class service (low watermark).

The threshold values are compared with the non guaranteed Buffer Occupancy counters UBufferOccNg, DBufferOccNg respectively.

The CPU programs the threshold with a granularity of 1024 cells by right shifting the value by 10:

BufCiCLP1(17:10):= (threshold_value(17:0) >> 10)

Note: In ABM v1.1 this threshold was determined by registers UEC and DEC.



Register WAR.Word64Sel(1:0) ='01':

Bit	15	14	13	12	11	10	9	8	
				unuse	d(7:0)				
Bit	7	6	5	4	3	2	1	0	
	QueueMax(7:0)								

QueueMax (7:0)

This 8-bit value determines the maximum gueue length with a granularity of 64 cells.

The CPU programs the maximum queue length with a granularity of 64 cells by right shifting the value by 6:

QueueMax(7:0):= queuelength >> 6

The maximum length of any queue is limited to (255*64) = 16320cells.

Register WAR.Word64Sel(1:0) ='10':

Bit	15	14	13	12	11	10	9	8
				unuse	ed(7:0)			
	_		_			_		
Bit	7	6	5	4	3	2	1	0
	unused(5:0)						ssOccNg :16)	

TrafClassOccNg MSBs of Current Buffer Occupation Counter

(17:16)TrafClassOccNg(17:0) counts the number of cells stored for this traffic class.

Do not Write in normal operation.



Register WAR.Word64Sel(1:0) ='11':

Bit	15	14	13	12	11	10	9	8
				unuse	d(7:0)			
Bit	7	6	5	4	3	2	1	0
	LostCellsBuffer(3:0)					SB(3:0)	· ·	

LostCellsBuffer Count of Lost Cells due to Buffer Overflow for this traffic (3:0) class.

Automatically reset after Read access.

LostCellsSB Count of Lost Cells due to Scheduler Block Overflow for this traffic class.

Automatically reset after Read access.



Register 41 TCT2

TCT Transfer Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: TCT2 40_H
Typical Usage: Not used by CPU;

the meaning of register TCT2 depends on the bit field

'Word64Sel' in WAR;

Register WAR.Word64Sel(1:0) ='00':

Bit	15	14	13	12	11	10	9	8
				unuse	d(7:0)			
Bit	7	6	5	4	3	2	1	0
				unuse	d(7:0)			

Register WAR.Word64Sel(1:0) ='01':

Bit	15	14	13	12	11	10	9	8	
		unuse	ed(3:0)			SBCiCLP1(11:8)			
Bit	7	6	5	4	3	2	1	0	
SBCiCLP1(7:0)									



SBCiCLP1(11:0) Scheduler Block Ci/CLP1 Threshold

This threshold determines a maximum number of low priority cells allowed to be stored per scheduler block with a granularity of 64 cells.

The CPU programs the threshold with a granularity of 64 cells by right shifting the value by 6:

SBCiCLP1(11:0):= threshold >> 6

Register WAR.Word64Sel(1:0) ='10':

Bit	15	14	13	12	11	10	9	8		
	AcceptedCells/Packets(15:8)									
Bit	7	6	5	4	3	2	1	0		
	AcceptedCells/Packets(7:0)									

AcceptedCells/ Packets (15:0) Count of Accepted Cells or AAL5 Units within this traffic class, depending on flag SCNT in TCT3.

If SCNT = 0:

This counter is incremented when a user data cell with AAL_indication=1 is accepted (Packet end indication in AAL5: PTI= xx1).

If **SCNT** = 1 all accepted cells are counted

Do not Write in normal operation. Must be reset after Read access.



Register WAR.Word64Sel(1:0) ='11':

Bit	15	14	13	12	11	10	9	8	
				LostCells7	otal(15:8)				
	•								
Bit	7	6	5	4	3	2	1	0	
	LostCellsTotal(7:0)								

LostCellsTotal Count of all lost cells for this traffic class. **(15:0)** Do not Write in normal operation.

Must be reset after Read access.



Register 42 TCT3

TCT Transfer Register 3

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: TCT3 41_H

Typical Usage: Written and Read by CPU to maintain the TCT table;

the meaning of register TCT3 depends on the bit field

'Word64Sel' in WAR;

Register WAR.Word64Sel(1:0) ='00':

Bit	15	14	13	12	11	10	9	8
		DH(2:0)		unused	ABRen	ABRVp	EPDen	PPDen
Bit	7	6	5	4	3	2	1	0
	SCNT	CntLP	GFRen	CLPtran		unuse	d(3:0)	
		DBA		S				
				DBA				

DH DeltaHysteresis for threshold evaluations with hysteresis applied: **(2:0)**

This value is per traffic class, but is evaluated individually for each effected threshold TH relative to the threshold size. The hysteresis determines a lower threshold TL with

TL_i:= TH_i - Delta_i

The Delta_i value is determined by bit field DH(2:0) and TH_i with:

 $Delta_{i}:= TH_{i} >> [DH(2:0) +1]$

The following table shows the operation and resulting TL_i values for the example of a threshold programmed to 256 cells:

DH(2:0):	Delta _i :=		Example:
0d	0	(hysteresis disabled)	TL _i := 256
1d	TH _i >>2		TL _i := 192
2d	TH _i >>3		TL _i := 224



3d	TH _i >>4		TL _i := 240
4d	TH _i >>5		TL _i := 248
5d	TH _i >>6		TL _i := 252
6d	TH _i >>7		TL _i := 254
7d	TH; >>8	(hysteresis ineffective)	TL _i := 256

ABRen Congestion indication

This bit enables congestion indication marking in user cells (EFCI marking) within every ABR connection (LCI) that belongs to this traffic class:

Congestion indication disabled.

1 Congestion indication enabled.

Note: This ABR function is a buffer manager function and not related to the Enhanced Rate Control (ERC) unit.

ABRvp

Indication for update of RM cells (ABR service category) relating to the VP or to the individual VC, respectively:

Congestion is indicated via VC RM cells (F5 flow).
 VC RM cells are identified with PTI=110 and VCI <> 6.

1 Congestion is indicated via VP RM cells (F4 flow). VP RM cells are identified with VCI=6 (regardless of the value of the PTI field)

Note: According to the standards, VP RM cells MUST have VCI=6 and PTI=110. If cells with PTI=110 and VCI <> 6 are contained in the cell stream they are ignored. This is the correct behavior for an ABR VC within an ABR VP.

EPDen

EPD for the individual traffic class. EPD is used for every connection (LCI) within that traffic class (see Chapter 3.4.1.6.3):

0 EPD is disabled.

1 EPD is enabled.

PPDen

PPD for the individual traffic class. PPD is used for every connection (LCI) within that traffic class (see Chapter 3.4.1.6.3):

0 PPD is disabled



1 PPD is enabled

SCNT Counter Function Select

This bit selects the function of counter 'AcceptedCells/ Packets(31:0)':

0 Accepted Packets are counted

1 Accepted Cells are counted

CntLPDBA Count all Low Priority (DBA):

This bit enforces that all cells of that traffic class are counted as low priority cells for **DBA threshold** counters, regardless of the CLP bit value.

O CLP bit is evaluated and determines whether the cell is counted by the High Priority (HP) or Low Priority (LP)

counters.

1 CLP bit is not evaluated; all cells are treated as low priority and are counted by the Low Priority counter

(LP).

GFRen GFR Enable:

This bit enables a modified EPD threshold evaluation for GFR traffic (see **Chapter 3.4.1.6.3**).

0 Modified EPD threshold evaluation for GFR disabled

1 Modified EPD threshold evaluation for GFR enabled

CLPtransDBA CLP Transparent (DBA):

Specifies whether the CLP bit of cells belonging to this connection is evaluated or not for **DBA threshold** checks and counters.

CLP bit is evaluated.

1 CLP bit is not evaluated; all cells are treated as high

priority cells assuming CLP=0.



Register WAR.Word64Sel(1:0) ='01':

Bit	15	14	13	12	11	10	9	8
				TrafClass	Max(7:0)			
Bit	7	6	5	4	3	2	1	0
	SBMax(7:0)							

TrafClassMax (7:0)

Maximum Traffic Class Fill Threshold (determines the maximum number of cells in all queues associated with this traffic class). The threshold is defined with a granularity of 1024:

Threshold = TrafClassMax(7:0) * 1024 Cells

SBMax(7:0)

Combined Threshold of the Maximum Number of Buffered Cells in the Scheduler Block; that is, all cells which are in the traffic classes (= cells in the corresponding queues) of the Scheduler Block for the following cases:

- a) If EPDen=0 and ABRen=0
 - ⇒ Maximum Scheduler Block fill threshold for CLP='0/1' cells
- b) If EPDen=1 and ABRen=0
 - ⇒ EPD Scheduler Block threshold
- c) If ABRen=1
 - ⇒ CI Scheduler Block threshold for ABR connections (Set CI-Bit (Congestion Indication) in the RM cells)

The threshold is defined with a granularity of 1024:

Threshold = SBMax(7:0) * 1024 Cells

Register WAR.Word64Sel(1:0) ='10':

Bit	15	14	13	12	11	10	9	8	
			Acce	ptedCells/	Packets(3	1:24)			
	_		_	_	_	_	,	_	
Bit	7	6	5	4	3	2	1	0	
	AcceptedCells/Packets(23:16)								



AcceptedCells/ Packets $\textbf{Count of Accepted Cells or AAL5 Units} \ \text{within this traffic class},$

Packets depending on flag SCNT in TCT3.

(31:16) If SCNT = 0:

This counter is incremented when a user data cell with AAL_

indication=1 is accepted (Packet end indication in AAL5: PTI= xx1).

If **SCNT** = 1 all accepted cells are counted

Do not Write in normal operation. Must be reset after Read access.

Register WAR.Word64Sel(1:0) ='11':

Bit	15	14	13	12	11	10	9	8
			l	_ostCellsT	otal(31:24)		
D.:	_	•	_		•	•		•
Bit	7	6	5	4	3	2	1	U
			l	_ostCellsT	otal(23:16)		

LostCellsTotal

Count of all lost cells for this traffic class.

(31:16)

Do not Write in normal operation.

Must be reset after Read access.




7.2.12 Queue Configuration Table Transfer Registers

Internal Table 4: Queue Configuration Table Transfer Registers QCT0..6

Queue Configuration Table Transfer Registers are used to access the internal Queue Configuration Table (QCT) containing 2*8192 entries. The lower 8K entries control the upstream core queues and the upper 8K entries control the downstream core queues. **Table 7-10** shows an overview of the registers involved. Some fields are not used for entry 0 (common real time bypass)

Table 7-10 Registers for Queue Configuration Table Access



QCT0...QCT6 are the transfer registers for one 112 bit QCT table entry. The core selection and queue number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated QCT table entry is read into the QCT0..QCT6 registers or modified by the QCT0..QCT6 register values with a write mechanism. The associated Mask Registers MASK0..MASK6 allow a bit-wise Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated QCT0..QCT6 register bit will be overwritten by the respective QCT table entry bit value. In case of Write operation, the dedicated QCT0..QCT6 register bit will modify the respective QCT table entry bit value.

Note: It is recommended not to Write to bit fields (111:64) and (15:0) of the QCT table entries; i.e. registers MASK0, MASK6, MASK5, MASK4 and MASK3 should always be programmed with FFFF_H.

The 13 LSBs (= Bit 12..0) of the WAR register select the queue-specific entry that will be accessed and bit 'CoreSel' the ABM-P core.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR select the memory/table that will be accessed; to select the QCT table, bit field MAR(4:0) must be set to 2. Bit 5 of MAR starts the transfer and is automatically cleared after execution.



Table 7-11 WAR Register Mapping for LCI Table Access

Bit	15	14	13	12	11	10	9	8
	unuse	d(1:0)	CoreSel			QSel(12:8)		
Bit	7	6	5	4	3	2	1	0
	QSel(7:0)							

CoreSel Selects an ABM-P Core:

0 Upstream core selected

1 Downstream core selected

QSel(12:0) Selects a Queue Entry within the range (0..8191).



Register 43 QCT0

Queue Configuration Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT0 42_H
Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8
	Unused(1	:0)			QueueLer	ngth(13:8)		
Bit	7	6	5	4	3	2	1	0
D.C				QueueLe	ngth(7:0)	_	•	

QueueLength Represents the **Current Number of Cells Stored in this Queue**.

(13:0) Do not Write in normal operation.



Register 44 QCT1

Queue Configuration Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT1 43_H

Typical Usage: Written and Read by CPU to maintain the LCI table

Bit	15	14	13	12	11	10	9	8
	DQac	RSall	VS/VD en	ABR dir		TCID	(3:0)	
Bit	7	6	5	4	3	2	1	0
	QIDvalid				SBID(6:0)			

DQac Dummy Queue Action

This bit is a command bit that must always be set when a dummy

queue is activated or deactivated.

Note: Read access to this command bit will always return '0'.

RSall ReSchedule Always

This bit determines the queue scheduling process:

'0' The queue is only scheduled/re-scheduled with its

specific rate while the queue is not empty (normal

operation).



'1' The queue is always scheduled/re-scheduled with its specific rate independent of the queue filling level. Scheduling an empty queue results in an 'empty cell cycle' (no cell is emitted during this cycle). A so called 'dummy queue' is used either for generating empty cell cycles or by the ERC unit for generating out-of-rate RM cells.

Note: 'RSall' can be set with connection setup (together with QIDvalid='1') or anytime while the queue is enabled.

After setting bit 'RSall', the ABM-P will automatically set bit 'MGconf/DQsch' to acknowledge the first dummy schedule event. The 'RSall' information is internally conveyed to the scheduler. This process is acknowledged by an interrupt (Bit 'UDQRD/DDQRD' in Register 117: ISRC). It is recommended not to select any other table or table entry while waiting for this acknowledge.

Note: 'RSall' can be reset anytime while the queue is enabled. In response to resetting 'RSall' the ABM-P will generate an interrupt (Bit 'UDQRD/DDQRD' in Register 117: ISRC) and reset bit 'MGconf/DQsch' in this table.

Note: To activate or deactivate a dummy queue, command bit 'DQac' must be set in conjunction with setting or resetting bit 'RSall'.

VS/VDen VS/VD Enable

This bit enables ABR VS/VD operation for the queue (in conjunction with appropriate settings of the ERC unit):

- '0' The queue is not configured for ABR VS/VD operation.
- '1' The queue is configured for ABR VS/VD operation in conjunction with proper settings of the ERC unit.

 This bit enables control information exchange between the Buffer Manager and the ERC unit as well as enables ABR OAM cell handling.



QIDvalid Queue Enable:

0 Queue disabled.

An attempt to store a cell to a disabled queue leads to discard of the cell and a **QIDINV** interrupt is generated. If a filled queue gets disabled, cells may still be in the queue. In this case the disabled queue is still scheduled, and cells are logically emitted from the queue but will not be transmitted.

Actual filling of the queue can be obtained via QueueLength(13:0) parameter in the QCT entry.

Note: To disable an active VC-merge group, bit 'QIDvalid must be reset. Deactivating the queue by setting QIDvalid='0' automatically starts an internal process to delete the queue from the VC-merge group. In response to resetting 'QIDvalid' the ABM-P will generate an interrupt (Bit 'UQVCMGD/DQVCMGD' in Register 117: ISRC) and reset bit 'MGconf/DQsch' in this table.

Queue enabled.
 Cells are allowed to enter the queue.

TCID(3:0) Traffic Class Number (0..15)

Assigns the queue to one of the 16 traffic classes defined in the traffic class table TCT for this core.

SBID(6:0) Scheduler Block Number (0..127)

Assigns the queue to one of the 128 schedulers of this core.

ABRdir ABR CI/NI update of backward RM cells:

0 RM cells of the same core are updated.

1 RM cells of the opposite core are updated.

Note: ABR Congestion Indication is done in RM cells of the backward ABR connection. In Bi-directional Mode, these cells are handled by the opposite core (therefore ABRdir must be 1 for each ABR QID). In Mini-switch Mode, these cells can be handled from the same or opposite core depending on configuration. (If only one core will be used, ABRdir must be 0 for each ABR QID.)



Register 45 QCT2

Queue Configuration Transfer Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT2 44_H

Typical Usage: Written by CPU to configure VC-Merge operation

Bit	15	14	13	12	11	10	9	8
	MGconf/ DQsch				MGID(6:0)			
Bit	7	6	5	4	3	2	1	0
				MinBo	G(7:0)			

MGconf/DQsch

Merge Group Configured/ Dummy Queue Scheduled

The meaning of this flag depends on bit 'RSall':

RSall='0'

The queue is not configured as a 'dummy queue' and may be configured as a VC-merge group member:

MGconf

- The queue is neither a dummy queue, nor member of a VC-merge group.
- 1 The queue is member of a VC-merge group. The VC-merge group is determined by bit field 'MGID(6:0).

Note: To disable an active VC-merge group, bit 'QIDvalid' must be reset. Deactivating the queue by setting QIDvalid='0' automatically starts an internal process to delete the queue from the VC-merge group. In response to resetting 'QIDvalid' the ABM-P will generate an interrupt (Bit 'UQVCMGD/DQVCMGD' in Register 117: ISRC) and reset bit 'MGconf/DQsch' in this table.

RSall='1'

The queue is configured as a 'dummy queue': DOsch



- The queue is activated as a 'dummy queue', but no first dummy schedule event has occurred.
- 1 The queue is activated as a 'dummy queue' and at least one first dummy schedule event has occurred.

Note: 'RSall' can be reset anytime while the queue is enabled. In response to resetting 'RSall' the ABM-P will generate an interrupt (Bit 'UDQRD/DDQRD' in Register 117: ISRC) and reset bit 'MGconf/DQsch' in this table.

MGID(6:0) Merge Group Number (0..127)

Assigns the queue to one of 128 merge groups of this core.

MinBG(7:0) Minimum Buffer Guarantee

This bit field determines a minimum buffer reservation for this particular queue. The sum of all minimum buffer reservations virtually divides the total buffer into a 'Guaranteed' part and a shared 'Non-Guaranteed' part.

The minimum buffer reservation offers to granularities depending on MSB of MinBG(7):

MinBG(7) Granularity of 1 cell for short queues (e.g. real-time ;= 0 queues):

The minimum reserved buffer in number of cells is $reserved_buffer = MinBG(6:0) = \{0,1,2,...127\}$

MinBG(7) Granularity of 8 cells for long queues (e.g. non-real-time queues):

The minimum reserved buffer in number of cells is $reserved_buffer = MinBG(6:0) << 3 = \{0,8,16,...1016\}$



Register 46 QCT3

Queue Configuration Transfer Register 3

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT3 45_H
Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8
				unuse	d(11:4)			
Bit	7	6	5	4	3	2	1	0
		unuse	ed(3:0)		EOP	CI	NI	EFCI

EOP EOP-Flag:

Do not Write during normal operation.

CI CI-Flag:

Whenever a cell is accepted the respective queue threshold values are checked. In case a CI condition is detected, this condition is stored in flag2 for further recognition by resource monitoring operation (ABR).

It is recommended to set this bit to 0 during queue setup.

Do not Write during normal operation.

NI NI-Flag:

Whenever a cell is accepted the respective queue threshold values are checked. In case a NI condition is detected, this condition is stored in flag1 for further recognition by resource monitoring operation (ABR).

It is recommended to set this bit to 0 during gueue setup.

Do not Write during normal operation.

EFCI EFCI-Flag:

Whenever a cell is accepted the respective queue threshold values are checked. In case a EFCI condition is detected, this condition is stored in flag0 for further recognition by resource monitoring operation (ABR).

It is recommended to set this bit to 0 during queue setup.

Do not Write during normal operation.



Register 47 QCT4

Queue Configuration Transfer Register 4

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT4 46_H
Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8
				Reserve	ed(15:8)			
Bit	7	6	5	4	3	2	1	0
				Reserv	ed(7:0)			

Reserved(15:0) Do not Write in normal operation.



Register 48 QCT5

Queue Configuration Transfer Register 5

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT5 47_H
Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8
				Reserve	ed(15:8)			
Bit	7	6	5	4	3	2	1	0
2.,	·			Reserv	ed(7:0)	_	•	

reserved(15:0) Do not Write in normal operation.



Register 49 QCT6

Queue Configuration Transfer Register 6

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCT6 48_H
Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8
				Reserve	ed(15:8)			
Bit	7	6	5	4	3	2	1	0
				Reserv	ed(7:0)			

reserved(15:0) Do not Write in normal operation.



7.2.13 Scheduler Block Occupancy Table Transfer Registers

Internal Table 5:

Scheduler Block Occupancy Table Transfer Registers SBOC0..SBOC4

The Scheduler Block Occupancy Table Transfer Registers are used to access the internal Scheduler Block Occupancy Table (SBOC) containing 2*128 entries of 80 bit each. Table 7-12 shows an overview of the registers involved.

Note: The SBOC table information is typically not required by the CPU. The SBOC maintains global counters that are internally used for threshold evaluation. In case of DBA operation, the SBOC0 transfer register provides information about threshold crossing events that are evaluated by CPU for the DBA algorithm. For statistical purposes, reading the SBOC entries provides a snap shot of the respective scheduler occupation situation distinguished by priorities and also the current number of discarded low priority cells.

Table 7-12 Registers for SBOC Table Access

79								0		
		SE	BOC R	AM en	try				RAM :	Select:
15 0	15	0	15	0	15	0	15	0	15	0
SBOC4	SBC)C3	SB	OC2	SB	OC1	SB	OC0	MAF	R=03 _H
									Entry	select:
15 0	15	0	15	0	15	0	15	0	15	0
MASK4	MAS	SK3	MA	SK2	MA	ASK1	MA	SK0	WAR (0255 _D)

SBOC0..SBOC4 are the transfer registers for one 80-bit SBOC table entry. The Scheduler Block number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated SBOC table entry is read into the SBOC0..SBOC4 Registers or modified by the SBOC0..SBOC4 register values with a write mechanism. The associated Mask Registers MASK0..MASK4 allow a bit-wise Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated SBOC0..SBOC4 register bit will be overwritten by the respective SBOC table entry bit value. In case of Write operation, the dedicated SBOC0..SBOC4 register bit will modify the respective SBOC table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the SBOC table, bit field MAR(4:0) must be set to 3. Bit 5 of MAR starts the transfer and is automatically cleared after execution.



Table 7-13 WAR Register Mapping for SBOC Table Access

Bit	15	14	13	12	11	10	9	8			
				Unused	l(7:0)						
Bit	7	6	5	4	3	2	1	0			
	CoreSel	SchedSel(6:0)									

CoreSel Selects an ABM-P core:

0 Upstream core selected1 Downstream core selected

SchedSel(6:0) Selects one of the 128 core-specific Scheduler Blocks.



Register 50 SBOC0

SBOC Transfer Register 0

CPU Accessibility: Read only

Reset Value: 0000_H

Offset Address: SBOC0 49_H
Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8
	SBOccl	Ng(1:0)	SBOccl	HP(1:0)	SBOcc	LP(1:0)	SBOccl	LPd(1:0)
Bit	7	6	5	4	3	2	1	0
				DBATHCF	ROSS(7:0)			

DBATHCROSS DBA Threshold Crossing Indication

(7:0)

DBATHCROSS(3:0) correspond to the four thresholds for low priority cells, DBATHCROSS(7:4) to the four thresholds for high priority cells.

A '1' indicates that the dedicated threshold was reached. The flags are reset if both SBOccLP and SBOccHP are equal 0.



Register 51 SBOC1 SBOC Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: SBOC1 4A_H

Typical Usage: Read by CPU (for debug purposes or statistics)

Bit	15	14	13	12	11	10	9	8
				SBOccLF	Pd(17:10)			
Bit	7	6	5	4	3	2	1	0
		-	-	SBOccl	Pd(9:2)	_	-	

SBOccLPd (17:2)

Scheduler Block Occupancy Counter Low Priority Discarded Cells

The Counter is reset if both SBOccLP and SBOccHP are equal 0.

Note: The LSBs SBOccLPd(1:0) are mapped to transfer register SBOC0.



Register 52 SBOC2 SBOC Transfer Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: SBOC1 4B_H

Typical Usage: Read by CPU (for debug purposes or statistics)

Bit	15	14	13	12	11	10	9	8
				SBOccL	P(17:10)			
Bit	7	6	5	4	3	2	1	0
,				SBOccl	LP(9:2)	_	•	

SBOccLP(17:2) Scheduler Block Occupancy Counter Low Priority

Note: The LSBs SBOccLP(1:0) are mapped to transfer register SBOC0.



Register 53 SBOC3

SBOC Transfer Register 3

CPU Accessibility: Read/Write

Reset Value:

0000_H

Offset Address:

SBOC3 4C_H

Typical Usage: Read by CPU (for debug purposes or statistics)

Bit	15	14	13	12	11	10	9	8
				SBOccH	P(17:10)			
Bit	7	6	5	4	3	2	1	0
				SBOccl	HP(9:2)			

SBOccHP(17:2) **Scheduler Block Occupancy Counter High Priority**

Note: The LSBs SBOccHP(1:0) are mapped to transfer register SBOCO.



Register 54 SBOC4

SBOC Transfer Register 4

CPU Accessibility: Read/Write

Reset Value: 00

0000_H

Offset Address:

SBOC4 4D_H

Typical Usage: Read by CPU (for debug purposes or statistics)

Bit	15	14	13	12	11	10	9	8
				SBOccN	g(17:10)			
Bit	7	6	5	4	3	2	1	0
SBOccNg(9:2)								

SBOccNg(17:2) Scheduler Block Occupancy Counter Non Guaranteed

Note: The LSBs SBOccNg(1:0) are mapped to transfer register SBOC0.



47

Register Description

7.2.14 Merge Group Table Transfer Registers

Internal Table 6: Merge Group Table Transfer Registers MGT0..MGT2

The Merge Group Table Transfer Registers are used to access the internal Merge Group Table (MGT) containing 2*128 entries of 48 bit each. **Table 7-12** shows an overview of the registers involved.

Table 7-14 Registers for MGT Table Access

.,							U			
			MG	T RAM er	ntry				RAI	M Select:
15		0	15		0	15		0	15	0
	MGT2			MGT1			MGT0		MA	4R=07 _H
									Ent	ry select:
15		0	15		0	15		0	15	0
	MASK2			MASK1			MASK0		WAF	R (0255 _D)

MGT0..MGT2 are the transfer registers for one 48-bit MGT table entry. The Scheduler Block number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated MGT table entry is read into the MGT0..MGT2 Registers or modified by the MGT0..MGT2 register values with a write mechanism. The associated Mask Registers MASK0..MASK2 allow a bit-wise Write operation (0 - unmasked, 1 - masked). In case of read operation, the dedicated MGT0..MGT2 register bit will be overwritten by the respective MGT table entry bit value. In case of Write operation, the dedicated MGT0..MGT2 register bit will modify the respective MGT table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the MGT table, bit field MAR(4:0) must be set to 6. Bit 5 of MAR starts the transfer and is automatically cleared after execution.



Table 7-15 WAR Register Mapping for Mig Liable Acces	Table 7-15	WAR Register Mapping for MGT Table Access
--	-------------------	---

Bit	15	14	13	12	11	10	9	8
				Unused	l(7:0)			
Bit	7	6	5	4	3	2	1	0
	CoreSel			Gı	roupSel(6:	0)		

CoreSel Selects an ABM-P core:

0 Upstream core selected1 Downstream core selected

GroupSel(6:0) Selects one of the 128 Merge Groups.



Register 55 MGT0

MGT Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: **MGT0 4E**_H Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8		
	Reserved(15:8)									
Bit	7	6	5	4	3	2	1	0		
5.0	Reserved(7:0)									

Reserved(15:0)



Register 56 MGT1

MGT Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: **MGT1 4F**_H Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8			
	Reserved(15:13)			Head_Pointer(12:8)							
Bit	7	6	5	4	3	2	1	0			
	Head_Pointer(7:0)										

Reserved(15:13)

Head_Pointer(12:0) When setting up a merge group, this pointer must be set to point

to any of the queues contained in the merge group.



Register 57 MGT2

MGT Transfer Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: MGT2 50_H

Typical Usage: Written by CPU to maintain the MGT table

Bit	15	14	13	12	11	10	9	8				
	unused	LCIOen		LCI(13:8)								
Bit	7	6	5	4	3	2	1	0				
	LCI(7:0)											

LCIOen LCI Overwrite Enable:

This bit enables the LCI overwrite function for cells/packets emitted by the VC-Merge Group

by the VC-Merge Group.

0 Disable LCI overwrite1 Enable LCI overwrite

LCI(13:0) LCI

In case LCI overwrite function is enabled, this value overwrites the

original LCI of any cell emitted by this VC-Merge Group. The cell field that is overwritten depends on the selected LCI

mapping mode.



7.2.15 Mask Registers

Register 58 MASK0/MASK1

Table Access Mask Registers 0/1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: MASK0 55_H MASK1 56_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8		
				MASK	(15:8)					
Bit	7	6	5	4	3	2	1	0		
	MASK(7:0)									

MASK0(15:0) Mask Register 0 MASK1(15:0) Mask Register 1

Mask Registers 0..6 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCI0..LCI2, TCT0..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.



Register 59 MASK2/MASK3

Table Access Mask Registers 2/3

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: MASK2 57_H MASK3 58_H

Typical Usage: Written by CPU to control internal table Read/Write access

Bit	15	14	13	12	11	10	9	8	
	MASK(15:8)								
	_		_	_		_		_	
Bit	7	6	5	4	3	2	1	0	
	MASK(7:0)								

MASK2(15:0) Mask Register 2

MASK3(15:0) Mask Register 3

Mask Registers 0..6 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCI0..LCI2, TCT0..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

The dedicated bit of the transfer register does not overwrite the table entry during Write.



Register 60 MASK4/MASK5

Table Access Mask Registers 4/5

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: MASK4 59_H MASK5 5A_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8	
	MASK(15:8)								
Bit	7	6	5	4	3	2	1	0	
MASK(7:0)									

MASK4(15:0) Mask Register 4 MASK5(15:0) Mask Register 5

Mask Registers 0..6 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCI0..LCI2, TCT0..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not* overwrite the table entry during Write.



Register 61 MASK6

Table Access Mask Registers 6

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: MASK6 5B_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8	
	MASK(15:8)								
Bit	7	6	5	4	3	2	1	0	
MASK(7:0)									

MASK6(15:0) Mask Register 6

Mask Registers 0..6 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (LCI0..LCI2, TCT0..TCT3, QCT0..6, SBOC0..SBOC4, MGT0..MGT2):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.




7.2.16 Queue Congestion Indication Table

Internal Table 7: Queue Congestion Indication Table Transfer Register

The Queue Congestion Indication Table (QCIT) Transfer Register is used to access the internal Downstream Queue Congestion Indication Table containing 8192 entries of 16 bit each. **Table 7-4** summarize the registers.

Table 7-16 Registers QCIT Table Access



QCIT is the transfer register for a 16-bit QCIT Table entry. Table access is controlled by the MAR (Memory Address Register). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the QCIT Table, bit field MAR(4:0) must be set to $08_{\rm H}$. Bit 5 of MAR starts the transfer and is automatically cleared after execution.

Table 7-17 WAR Register Mapping for DTC Table access

Bit	15	14	13	12	11	10	9	8	
	l	Jnused(2:0)	EntrySel(12:8)					
Bit	7	6	5	4	3	2	1	0	
	EntrySel(7:0)								

EntrySel(12:0) Selects one of the 8192 Queue Congestion Indication Table entries.



Register 62 QCIT QCIT Transfer Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: QCIT 5C_H
Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8
		Unuse	ed(3:0)	QCITH(11:8)				
Bit	7	6	5	4	3	2	1	0
DIL	,	-	<u> </u>	QCITH	TH(7:0)			
					` '			

QCITH(11:0) Queue Congestion Indication Threshold

This threshold determines the number of cells stored in the dedicated queue to set the associated congestion indication bit in the bit pattern of the QCI Interface. The threshold value is programmed with a granularity of 4 cells.

The CPU programs the threshold with a granularity of 4 cells by right shifting the value by 2:

QCITH(11:0):= threshold >> 2

Note: Reset of the congestion indication is performed with a hysteresis. The hysteresis value is common to all congestion indication thresholds, but evaluated queue threshold specific.

Register 30: DQCIC provides the details.



7.2.17 Rate Shaper CDV Registers

Register 63 UCDV/DCDV

Upstream/Downstream Rate Shaper CDV Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UCDV 62_H DCDV 82_H

Typical Usage: Written by CPU

Bit	15	14	13	12	11	10	9	8			
	Unused(6:0)										
								Max(8)			
Bit	7	6	5	4	3	2	1	0			
	CDVMax(7:0)										

CDVMax(8:0) Maximal Cell Delay Variation (without notice)

This bit field determines a maximum CDV value for peak rate limited queues that can be introduced without notice.

The CDVMax is measured in multiples of 16-cell cycles.

If this maximum CDV is exceeded, a CDVOV (see registers ISRU/ISRD) interrupt is generated to indicate an unexpected CDV value. This can occur if multiple peak rate limited queues are scheduled to emit a cell in the same Scheduler time slot.

No cells are discarded due to this event.



7.2.18 Queue Parameter Table Mask Registers

Register 64 UQPTM0/DQPTM0

Upstream/Downstream Queue Parameter Table Mask Registers 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPTM0 65_H DQPTM0 85_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8		
				xQPTM	0(15:8)					
Bit	7	6	5	4	3	2	1	0		
Бп	xQPTM0(7:0)									

UQPTM0(15:0) Upstream QPT Mask Register 0 DQPTM0(15:0) Downstream QPT Mask Register 0

UQPTM0/DQPTM0 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT1T0/UQPT2T0, DQPT1T0/DQPT2T0):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.



Register 65 UQPTM1/DQPTM1

Upstream/Downstream Queue Parameter Table Mask Registers 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPTM1 66_H DQPTM1 86_H

Typical Usage: Written by CPU to control internal table Read/Write access

Bit	15	14	13	12	11	10	9	8		
				xQPTM	11(15:8)					
Bit	7	6	5	4	3	2	1	0		
DIL	,	U	5	4	3		ı			
	xQPTM1(7:0)									

UQPTM1(15:0) Upstream QPT Mask Register 1

DQPTM1(15:0) Downstream QPT Mask Register 1

UQPTM1/DQPTM1 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT1T1/UQPT2T1, DQPT1T1/DQPT2T1):

- The dedicated bit of the transfer register overwrites the table entry during Write.
 - Does not affect Read access.
- The dedicated bit of the transfer register does *not* overwrite the table entry during Write.



Register 66 UQPTM2/DQPTM2

Upstream/Downstream Queue Parameter Table Mask Registers 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPTM2 67_H DQPTM2 87_H

Typical Usage: Written by CPU to control internal table Read/Write access

Bit	15	14	13	12	11	10	9	8	
				xQPTM	2(15:8)				
Bit	7	6	5	4	3	2	1	0	
Dit	'						<u>'</u>		
	xQPTM2(7:0)								

UQPTM2(15:0) Upstream QPT Mask Register 2

DQPTM2(15:0) Downstream QPT Mask Register 2

UQPTM2/DQPTM2 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT2T2, DQPT2T2):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.



Register 67 UQPTM3/DQPTM3

Upstream/Downstream Queue Parameter Table Mask Registers 3

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPTM3 68_H DQPTM3 88_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8
				xQPTM	3(15:8)			
Bit	7	6	5	4	3	2	1	0
xQPTM3(7:0)								

UQPTM3(15:0) Upstream QPT Mask Register 3

DQPTM3(15:0) Downstream QPT Mask Register 3

UQPTM3/DQPTM3 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (UQPT2T3, DQPT2T3):

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.



Register 68 UQPTM4/DQPTM4

Upstream/Downstream Queue Parameter Table Mask Registers 4

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPTM4 69_H DQPTM4 89_H

Typical Usage: Not used for user-accessible tables.

Bit	15	14	13	12	11	10	9	8
				xQPTM	14(15:8)			
Bit	7	6	5	4	3	2	1	0
D.C	xQPTM4(7:0)							

UQPTM4(15:0) Upstream QPT Mask Register 4

DQPTM4(15:0) Downstream QPT Mask Register 4

UQPTM4/DQPTM4 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers:

The dedicated bit of the transfer register overwrites the

table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.



Register 69 UQPTM5/DQPTM5

Upstream/Downstream Queue Parameter Table Mask Registers 5

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPTM5 6A_H DQPTM5 8A_H

Typical Usage: Not used for user-accessible tables.

Bit	15	14	13	12	11	10	9	8	
				xQPTM	15(15:8)				
	_		_		_	_		_	
Bit	7	6	5	4	3	2	1	0	
	xQPTM5(7:0)								

UQPTM5(15:0) Upstream QPT Mask Register 5

DQPTM5(15:0) Downstream QPT Mask Register 5

UQPTM5/DQPTM5 control the Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers:

The dedicated bit of the transfer register overwrites the

table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.



7.2.19 Scheduler Configuration Register

Register 70 USCONF/DSCONF

Upstream/Downstream Scheduler Configuration Registers

CPU Accessibility: Read/Write

Reset Value: 0004_H

Offset Address: USCONF 6B_H DSCONF 8B_H

Typical Usage: Written by CPU during global initialization

Bit 15 14 13 12 11 10 9 8 unused(12:5) 7 5 2 Bit 6 3 1 0 4 TstepC(2:0) unused(4:0)

TstepC(2:0) Time Base for the Rate Shaper

Refer to Section 4.2.2.5 "Programming the PCR Limiter" on

Page 141



7.2.20 Queue Parameter Table Transfer Registers

Internal Table 8: Queue Parameter Table 1 Transfer Registers

Queue Parameter Table Transfer Registers are used to access the internal Upstream and Downstream Queue Parameter Table 1 (QPT1) containing 8192 entries each. In both **Table 7-18** and **Table 7-19** provide an overview of the registers involved. Each QPT1 entry consists of 32 bits.

Note: The QPT1 table information is not used by the CPU beside during queue initialization.

Table 7-18 Registers for QPT1 Upstream Table Access

31				0		
	QPT1 RAM en	ntry (U	p stream)		RAM Select:	
15	0	15		0	15	0
	UQPT1T1		UQPT1T0		MAR=10 _H	
		•			Entry Select:	
15	0	15		0	15	0
	UQPTM1		UQPTM0		WAR (08191 _D)

Table 7-19 Registers for QPT1 Downstream Table Access

31				0		
	QPT1 RAM enti	y (D	ownstream)		RAM Select:	
15	0	15		0	15	0
	DQPT1T1		DQPT1T0		MAR=18 _H	
					Entry Select:	
15	0	15		0	15	0
	DQPTM1		DQPTM0		WAR (08191 ₀	_o)

UQPT1T0 and UQPT1T1 are the transfer registers for the 32-bit entry of the upstream QPT1 table. DQPT1T0 and DQPT1T1 are the transfer registers for the 32-bit entry of the downstream QPT1 table. Access to high and low word are both controlled by mask registers UQPTM0/UQPTM1 and DQPTM0/DQPTM1 respectively. The Mask registers are shared for access to both tables QPT1 and QPT2, whereas, the transfer registers are unique for each table.



The queue number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated QPT1 table entry is read into the xQPT1T0/xQPT1T1 transfer registers (x=U,D) or modified by the xQPT1T0/xQPT1T1 transfer register values with a write mechanism. The associated mask registers xQPTM0 and xQPTM1 allow a bit-wise Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated xQPT1T0/xQPT1T1 register bit will be overwritten by the respective QPT1 table entry bit value. In case of Write operation, the dedicated xQPT1T0/xQPT1T1 register bit will modify the respective QPT1 table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the QPT table bit field MAR(4:0) must be set to:

10_H for QPT1 upstream table,

18_H for QPT1 downstream table.

Bit 5 of MAR starts the transfer and is cleared automatically after execution.

Table 7-20 WAR Register Mapping for QPT Table Access

Bit	15	14	13	12	11	10	9	8
	l	Jnused(2:0)		Qu	eueSel(12	:8)	
	_		_		_	_	,	_
Bit	7	6	5	4	3	2	1	0
				Queues	Sel(7:0)			

QueueSel(12:0) Selects one of the 8192 queue parameter table entries.



Register 71 UQPT1T0/DQPT1T0

Upstream/Downstream QPT1 Table Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPT1T0 70_H DQPT1T0 90_H

Typical Usage: Written by CPU during queue initialization

Bit	15	14	13	12	11	10	9	8	
				Reserve	ed(13:6)				
Bit	7	6	5	4	3	2	1	0	
2.,	Reserved(5:0) flags(1:0								

Reserved(13:0) These bits are used by the device logic. Do not Write to this field as

that could lead to complete malfunctioning of the ABM-P which can

be corrected by chip reset only.

flags(1:0) These bits must be written to 0 when initializing the queue. Do not

Write during normal operation.



Register 72 UQPT1T1/DQPT1T1

Upstream/Downstream QPT1 Table Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPT1T1 71_H DQPT1T0 91_H

Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8	
				Reserve	ed(15:8)				
Bit	7	6	5	4	3	2	1	0	
Dit	,						<u>'</u>		
	Reserved(7:0)								

Reserved(15:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P which can

be corrected by chip reset only.



63

Register Description

Internal Table 9: Queue Parameter Table 2 Transfer Registers

Queue Parameter Table Transfer Registers are used to access the internal Upstream and Downstream Queue Parameter Table 2 (QPT2) containing 8192 entries each. In both Table 7-21 and Table 7-22 provide an overview of the registers involved. Each QPT2 entry consists of 64 bits.

Table 7-21 Registers for QPT2 Upstream Table Access

QPT2 RAM entry (Upstream) RAM Select: 15	63				0		
UQPT2T3 UQPT2T2 UQPT2T1 UQPT2T0 MAR=11 _H Entry Select: 15 0 15 0 15 0		QPT2 RAM en	try (Up stream)			RAM Select	:
Entry Select: 15 0 15 0 15 0 15 0	15 0	15 0	15 C	15	0	15	0
15 0 15 0 15 0 15 0	UQPT2T3	UQPT2T2	UQPT2T1	UQPT2T0		MAR=11 _H	
				•		Entry Select	:
LIODENIO LIODENIO LIODENIO MAD (O 0404)	15 0	15 0	15 0	15	0	15	0
UQPTM3 UQPTM2 UQPTM1 UQPTM0 WAR (08191 _D)	UQPTM3	UQPTM2	UQPTM1	UQPTM0		WAR (08191	_D)

Table 7-22 Registers for QPT2 Downstream Table Access

03			U	
	QPT2 RAM entr)	RAM Select:	
15 0	15 0	15 0	15 0	15 0
DQPT2T3	DQPT2T2	DQPT2T1	DQPT2T0	MAR=19 _H
	•			Entry Select:
15 0	15 0	15 0	15 0	15 0
DQPTM3	DQPTM2	DQPTM1	DQPTM0	WAR (08191 _D)

Λ

UQPT2T0..UQPT2T3 are the transfer registers for the 64-bit entry of the upstream QPT2 table. DQPT2T0..DQPT2T3 are the transfer registers for the 64-bit entry of the downstream QPT2 table. Access to the RAM entry is controlled by mask registers UQPTM0..UQPTM3 and DQPTM0..DQPTM3, respectively. The Mask registers are shared for access to both tables QPT1 and QPT2 whereas the transfer registers are unique for each table.

The queue number representing the table entry which needs to be read or written must be written to the Word Address Register (WAR). The dedicated QPT2 table entry is read into the xQPT2T0..xQPT2T3 transfer registers (x=U,D) or modified by the xQPT2T0..xQPT2T3 transfer register values with a write mechanism. The associated mask registers xQPTM0..xQPTM3 allow a bit-wise Write operation (0 - unmasked, 1 -



masked). In case of Read operation, the dedicated xQPT2T0..xQPT2T3 register bit will be overwritten by the respective QPT1 table entry bit value. In case of Write operation, the dedicated xQPT2T0..xQPT2T3 register bit will modify the respective QPT1 table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the QPT table bit field MAR(4:0) must be set to:

11_H for QPT2 upstream table,

19_H for QPT2 downstream table.

Bit 5 of MAR starts the transfer and is cleared automatically after execution.

Table 7-23 WAR Register Mapping for QPT Table Access

Bit	15	14	13	12	11	10	9	8	
Unused(2:0) QueueSe						eueSel(12	:8)		
Bit 7 6 5 4 3 2 1							1	0	
		-		QueueSel(7:0)					

QueueSel(12:0) Selects one of the 8192 queue parameter table entries.



Register 73 UQPT2T0/DQPT2T0 Upstream/Downstream QPT2 Table Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPT2T0 72_H DQPT2T0 92_H

Typical Usage: Written by CPU during queue initialization

Bit	15	14	13	12	11	10	9	8	
				RateFac	tor(15:8)				
D:1	-	•	_	4	0		4	•	
Bit	/	6	5	4	3	2	1	U	
	RateFactor(7:0)								

RateFactor(15:0) Controls the Peak Cell Rate of the queue. It is identical to the Rate factor TP described in Section 4.2.2.5 "Programming the PCR Limiter" on Page 141. The value 0 disables the PCR limiter, that is, the cells from this queue bypass the shaper circuit.

For VBR shaping, this parameter is not used (overridden by the parameter TP of the AVT table). However, it must be set unequal to 0 to enable VBR shaping.



Register 74 UQPT2T1/DQPT2T1

Upstream/Downstream QPT2 Table Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPT2T1 73_H DQPT2T1 93_H

Typical Usage: Written by CPU during queue initialization

Bit	15	14	13	12	11	10	9	8			
	Unused(1:0)		WFQFactor(13:8)								
Bit	7	6	5	4	3	2	1	0			
	WFQFactor(7:0)										

WFQFactor (13:0)

Determines the weight factor T_{WFQ} of the queue at the WFQ scheduler input to which it is connected. Refer to Section 4.2.2.7 "Guaranteed Cell Rates and WFQ Weight Factors" on Page 146.

The value WFQ Factor = 0 connects the queue to the <u>high</u> priority Round Robin Scheduler.

The value WFQFactor = 16383 (all ones) connects the queue to the <u>low</u> priority Round Robin Scheduler.

Modifying the WFQFactor during operation:

- If one of the Round Robin Schedulers (WFQFactor=0 or WFQFactor=16383) is used the WFQFactor must not be changed
- If the WFQ Scheduler (WFQFactor=1..16320) is used the WFQ-Factor may be varied in a range 1 to 16320.



Register 75 UQPT2T2/DQPT2T2

Upstream/Downstream QPT2 Table Transfer Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPT2T2 74_H DQPT2T2 94_H

Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8
				Reserve	ed(15:8)			
Bit	7	6	5	4	3	2	1	0
Dit	,						<u>'</u>	
	Reserved(7:0)							

Reserved(15:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P, which can

be corrected by chip reset only.



Register 76 UQPT2T3/DQPT2T3

Upstream/Downstream QPT2 Table Transfer Register 3

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UQPT2T3 75_H DQPT2T3 95_H

Typical Usage: Not used by CPU

Bit	15	14	13	12	11	10	9	8
				Reserve	ed(15:8)			
Bit	7	6	5	4	3	2	1	0
Dit	,						<u>'</u>	
	Reserved(7:0)							

Reserved(15:0) These bits are used by the device logic. Do not Write to this field as that could lead to complete malfunctioning of the ABM-P, which can

be corrected by chip reset only.



7.2.21 Scheduler Block Configuration Table Transfer/Mask Registers SDRAM Refresh Registers UTOPIA Port Select of Common Real Time Queue Registers

Internal Table 10: Scheduler Configuration Table Integer Transfer Registers

The Scheduler Configuration Table Integer Transfer Registers are used to access the internal Upstream/Downstream Scheduler Configuration Tables Integer Part (SCTI) containing 128 entries each.

These tables are not addressed by the MAR and WAR registers, but are addressed via dedicated address registers (USADR/DSADR) and data registers (USCTI/DSCTI).

Table 7-24 and Table 7-25 show an overview of the registers involved.

Table 7-24 Registers SCTI Upstream Table Access







Table 7-25 Registers SCTI Downstream Table Access



USCTI and DSCTI are the transfer registers for the 32-bit SCTI upstream/downstream table entries. The upstream and downstream Schedulers use different tables (internal RAM) addressed via dedicated registers, USADR/DSADR. The address registers select the scheduler-specific entry as well as the high or low word of a 32-bit entry to be accessed. Further, there is no command bit, but transfers are triggered via Write access of the address registers and the data registers:

- To initiate a Read access, the Scheduler Block number must be written to the address register USADR (upstream) or to the address register DSADR (downstream). One system clock cycle later, the data can be Read from the respective transfer register USCTI or DSCTI.
- To initiate a Write access, it is sufficient to Write the desired Scheduler Block number
 to the address registers, USADR and DSADR, and then Write the desired data to the
 respective transfer register, USCTI or DSCTI, respectively. The transfer to the integer
 table is executed one system clock cycle after the Write access to USCTI or DSCTI.
 Thus, consecutive Write cycles may be executed by the microprocessor.

The SCTI table entries are either read or written. Thus, no additional mask registers are provided for bit-wise control of table entry accesses.



Register 77 USADR/DSADR

Upstream/Downstream SCTI Address Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USADR A0_H DSADR B8_H

Typical Usage: Written and Read by CPU to maintain the SCTI tables

Bit	15	14	13	12	11	10	9	8	
				unuse	d(7:0)				
						_			
Bit	7	6	5	4	3	2	1	0	
	WSel SchedNo(6:0)								

WSel SCTI table entry Word Select

1 Selects the high word (bit 31..16) for next access via

register SCTIU/SCTID

O Selects the low word (bit 15..0) for next access via

register SCTIU/SCTID

SchedNo(6:0) Scheduler Block Number

Selects one of the 128 core-specific Scheduler Blocks for next

access via register USCTI/DSCTI.



Register 78 USCTI/DSCTI

Upstream/Downstream SCTI Transfer Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCTI A1_H DSCTI B9_H
Typical Usage: Written by CPU to maintain the SCTI tables

Register SADRx.WSel = 0:

Bit	15	14	13	12	11	10	9	8
	unuse	d(1:0)			IntRate	e(13:8)		
Bit	7	6	5	4	3	2	1	0
	IntRate(7:0)							

IntRate(13:0) Integer Rate

This value determines the integer part of the Scheduler Block output rate.

Note: Recommendation for changing the UTOPIA port number or scheduler rate during operation:

Disable specific scheduler by read-modify-write operation to corresponding bit in registers USCEN0/DSCEN0... USCEN7/DSCEN7.

Modify scheduler specific UTOPIA port number and rates via Table 10 "Scheduler Configuration Table Integer Transfer Registers" on Page 306, registers USCTI/DSCTI and Table 11 "Scheduler Configuration Table Fractional Transfer Registers" on Page 316, registers USCTFT/DSCTFT. Enable specific scheduler by read-modify-write operation to corresponding bit in

registers USCEN0/DSCEN0... USCEN7/DSCEN7.

Note: Read access to bit field IntRate(13:0) is not supported and will return undefined values.

Refer to Section 4.2.2.2 "Programming the Scheduler Block Rates" on Page 138 for the calculation of IntRate and FracRate



Register SADRx.WSel = 1:

Bit	15	14	13	12	11	10	9	8
				Init(9:2)			
Bit	7	6	5	4	3	2	1	0
Init(1:0) UTOPIAPort(5:0)								

Init(9:0) Initialization Value

It is recommended to Write this bit field to all 0s during Scheduler Block configuration/initialization (the note below provides the details).

UTOPIAPort(5:0) UTOPIA Port Number

Specifies one of the 48 UTOPIA ports to which the Scheduler Block is assigned to. Only values in the range 0..47 $_{\rm D}$ are valid (0..3 for UTOPIA level 1). The UTOPIA port number value can be changed during operation (see note below). UTOPIA Port 48 $_{\rm D}$ is used to select the AAL5 reassembly unit.



The UTOPIA port number can be modified during operation; (port) switch-over is e.g. used for ATM protection switching. The following Notes explain switch-over and rate adaptation during operation:

Note: This SCTI table entry should be programmed during Scheduler Block configuration/initialization. However the UTOPIA port number value can be modified during operation (e.g. for port switching). In this case the Init(9:0) value can be reset to 0. This bit field contains a 4-bit counter incrementing the number of unused scheduler cell cycles. Unused cell cycles occur whenever a scheduled event cannot be served, because a previously generated event is still in service (active cell transfer at UTOPIA Interface). This counter value is used (and decremented accordingly) to determine the allowed cell burst size for following scheduler events. Such bursts are treated as 'one event' to allow a near 100% scheduler rate utilization. The maximum burst size is programmed in registers UECRI/DECRI on page 7-312.

Thus, overwriting bit field Init(9:0) with 0 during operation may invalidate some stored cell cycles, only if maximum burst size is programmed >1 for this port. Only saved scheduler cell cycles can get lost; in no way can stored cells be lost or discarded by these operations.

To minimize even this small impact, value Init(9:0) can be read and written back with the new UTOPIA port number.

Note: Recommendation for changing the UTOPIA port number or scheduler rate during operation:

Disable specific scheduler by read-modify-write operation to corresponding bit in registers USCEN0/DSCEN0... USCEN7/DSCEN7.

Modify scheduler specific UTOPIA port number and rates via Table 10 "Scheduler Configuration Table Integer Transfer Registers" on Page 306, registers USCTI/DSCTI and Table 11 "Scheduler Configuration Table Fractional Transfer Registers" on Page 316, registers USCTFT/DSCTFT. Enable specific scheduler by read-modify-write operation to corresponding bit in registers USCEN0/DSCEN0... USCEN7/DSCEN7.



Register 79 UECRI/DECRI

Upstream/Downstream Empty Cycle Rate Integer Part Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: **UECRI A2**_H **DECRI BA**_H

Typical Usage: Written by CPU for global Scheduler configuration

Bit	15	14	13	12	11	10	9	8
		MaxBur	stS(3:0)		Unuse	d(1:0)	ECIntR	ate(9:8)
Bit	7	6	5	4	3	2	1	0
	ECIntRate(7:0)							

MaxBurstS(3:0) Maximum Burst size for a Scheduler Block

Refer to Section 4.2.2.2 "Programming the Scheduler Block

Rates" on Page 138

ECIntRate(9:0) Integer part of Empty Cycle Rate

The empty cycles are required by internal logic to perform the

refresh cycles of the SDRAMS.

Minimum value is 10_H and should be programmed during

configuration.

Refer to Section 4.2.2.4 "Programming the SDRAM Refresh Empty Cell Cycles" on Page 141 for the calculation of ECIntRate and ECFracRate



Register 80 UECRF/DECRF

Upstream/Downstream Empty Cycle Rate Fractional Part Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: **UECRF A3**_H **DECRF BB**_H

Typical Usage: Written by CPU for global Scheduler configuration

Bit	15	14	13	12	11	10	9	8
				Unuse	ed(7:0)			
Dit	7	6	E	4	2	2	1	0
Bit	/	O	5	4	3	2	ı	U
	ECFracRate(7:0)							

ECFracRate(7:0) Fractional part of Empty Cycle Rate

The empty cycles are required by internal logic to perform the refresh cycles of the SDRAMS

refresh cycles of the SDRAMS.

Recommended value is $00_{\rm H}$ and should be programmed during configuration.

Refer to Section 4.2.2.4 "Programming the SDRAM Refresh Empty Cell Cycles" on Page 141 for the calculation of ECIntRate and ECFracRate



Register 81 UCRTQ/DCRTQ

Upstream/Downstream Common Real Time Queue UTOPIA Port Select Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UCRTQ A4_H DCRTQ BC_H
Typical Usage: Written by CPU for global Scheduler configuration

Bit 13 12 11 10 9 8 15 14 Unused(9:2) Bit 7 6 5 4 3 2 1 0 CrtqUTOPIA(5:0) Unused(1:0)

CtrqUTOPIA(5:0) Common Real Time Queue UTOPIA Port Number. Specifies one of the 48 UTOPIA ports to which the common real time queue is assigned. Only values in the range 0..47_D are valid.



Register 82 USCTFM/DSCTFM Upstream/Downstream SCTF Mask Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address:	USCTFM	A5 _H	DSCTFM	BD _H
Typical Usage:	Written by CF	PU to control	internal table Read/V	Vrite access

Bit	15	14	13	12	11	10	9	8
				SCTFN	Л(15:8)			
Bit	7	6	5	4	3	2	1	0
SCTFM(7:0)							•	

USCTFM(15:0) Upstream SCTF Mask Register DSCTFM(15:0) Downstream SCTF Mask Register

USCTFM and DSCTFM control the Read or Write access from the respective transfer registers to the internal tables on a per-bit selection basis. The mask registers correspond to the respective transfer registers (USCTFT, DSCTFT):

- The dedicated bit of the transfer register is *not* overwritten by the corresponding table entry bit during Read, but overwrites the table entry bit during the Write. This is a Write access to the internal table entry.
- The dedicated bit of the transfer register is overwritten by the corresponding table entry bit during Read and is written back to the table entry bit during Write.

 This is a Read access to the internal table entry.



Internal Table 11: Scheduler Configuration Table Fractional Transfer Registers

The Scheduler Configuration Table Fractional Transfer Registers are used to access the internal Upstream/Downstream Scheduler Configuration Tables Fractional Part (SCTF) containing 128 entries each. **Table 7-26** and **Table 7-27** summarize the registers.

Table 7-26 Registers SCTF Upstream Table Access




Table 7-27 Registers SCTF Downstream Table Access

15	0		
	AM Entry stream)	RAM Select:	
15	0	15	0
DSC	CTFT	MAR=1F _H	
		Entry Select:	
15	0	15	0
DSC	TFM	WAR (0127 _D))

SCTFU and SCTFD are transfer registers for one 16-bit SCTF upstream/downstream table entry. The upstream and downstream Scheduler Blocks use different tables (internal RAM) addressed via the MAR. The Scheduler Block number representing the table entry which needs to be read or written must be written to the WAR (Word Address Register). The dedicated SCTFU/D table entry is read into the SCTFU/D registers or modified by the SCTFU/D register value with a write mechanism. The associated mask registers, SMSKU and SMSKD, allow a bit-wise Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated SCTFU/D register bit will be overwritten by the respective SCTFU/D table entry bit value. In case of Write operation, the dedicated SCTFU/D register bit will modify the value of the respective SCTFU/D table entry bit.



The Read or Write process is controlled by the MAR (Memory Address Register). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the SCTF Upstream table, bit field MAR(4:0) must be set to $17_{\rm H}$ and $1F_{\rm H}$ for the SCTF Downstream table respectively. Bit 5 of MAR starts the transfer and is automatically cleared after execution.

Table 7-28 WAR Register Mapping for SCTFU/SCTFD Table access

Bit	15	14	13	12	11	10	9	8
				Unuse	ed(9:2)			
Bit	7	6	5	4	3	2	1	0
	unused SchedSel(6:0)							

SchedSel(6:0) Selects one of the 128 core specific Scheduler Blocks.



Register 83 USCTFT/DSCTFT

Upstream/Downstream SCTF Transfer Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCTFT A6_H DSCTFT BE_H

Typical Usage: Written and Read by CPU to maintain the SCTF tables

Bit	15	14	13	12	11	10	9	8
	Init(7:0)							
Bit	7	6	5	4	2	2	1	0
DIL		6	5	4	3		Į.	<u> </u>
	FracRate(7:0)							

Init(7:0) Scheduler Block Initialization Value

This bit field must be written to $00_{\rm H}$ at the time of Scheduler configuration/initialization and should not be written during normal operation.

FracRate(7:0) Fractional Rate

This value determines the fractional part of the Scheduler Block output rate. Refer to Section 4.2.2.2 "Programming the Scheduler Block Rates" on Page 138 for the calculation of FracRate

Note: Recommendation for changing the UTOPIA port number or scheduler rate during operation:

Disable specific scheduler by read-modify-write operation to corresponding bit in registers USCEN0/DSCEN0... USCEN7/DSCEN7.

Modify scheduler specific UTOPIA port number and rates via Table 10 "Scheduler Configuration Table Integer Transfer Registers" on Page 306, registers USCTI/DSCTI and Table 11 "Scheduler Configuration Table Fractional Transfer Registers" on Page 316, registers USCTFT/DSCTFT.

Enable specific scheduler by read-modify-write operation to corresponding bit in registers USCEN0/DSCEN0... USCEN7/DSCEN7.



7.2.22 Scheduler Block Enable Registers

Register 84 USCEN0/DSCEN0

Upstream/Downstream Scheduler Block Enable 0 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCEN0 A8_H DSCEN0 C0_H
Typical Usage: Written by CPU for global Scheduler configuration

Bit	15	14	13	12	11	10	9	8
				SchedE	n(15:8)			
Bit	7	6	5	4	3	2	1	0
D.C	•			Schedl	En(7:0)		•	

SchedEn(15:0) Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block

(15..0):

Scheduler Block enabled
 Scheduler Block disabled



Register 85 USCEN1/DSCEN1

Upstream/Downstream Scheduler Block Enable 1 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCEN0 A9_H DSCEN0 C1_H

Typical Usage: Written by CPU for global Scheduler configuration

Bit 15 14 13 12 11 10 9 8 SchedEn(31:24) Bit 7 6 5 4 3 2 0 1 SchedEn(23:16)

SchedEn(31:16) Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block (31..16):

Scheduler Block enabled
 Scheduler Block disabled



Register 86 USCEN2/DSCEN2

Upstream/Downstream Scheduler Block Enable 2 Registers

CPU Accessibility: Read/Write

0000_H Reset Value:

 AA_H Offset Address: USCEN2 DSCEN2 C2_H

Written by CPU for global Scheduler configuration Typical Usage:

Bit	15	14	13	12	11	10	9	8	
				SchedE	n(47:40)				
D.,	_	•	_	_			4	•	
Bit	/	6	5	4	3	2	1	0	
	SchedEn(39:32)								

SchedEn(47:32) Scheduler Block Enable

0

Each bit position enables/disables the respective Scheduler Block (47..32):

1 Scheduler Block enabled

Scheduler Block disabled



Register 87 USCEN3/DSCEN3

Upstream/Downstream Scheduler Block Enable 3 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCEN3 AB_H DSCEN3 C3_H
Typical Usage: Written by CPU for global Scheduler configuration

Bit 15 14 13 12 11 10 9 8 SchedEn(63:56) Bit 7 6 5 4 3 2 0 1 SchedEn(55:48)

SchedEn(63:48) Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block (63..48):

Scheduler Block enabled
 Scheduler Block disabled



Register 88 USCEN4/DSCEN4

Upstream/Downstream Scheduler Block Enable 4 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCEN4 AC_H DSCEN4 C4_H
Typical Usage: Written by CPU for global Scheduler configuration

Bit 15 14 13 12 11 10 9 8 SchedEn(79:72) Bit 7 6 5 4 3 2 0 1 SchedEn(71:64)

SchedEn(79:64) Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block (79..64):

Scheduler Block enabled
 Scheduler Block disabled



Register 89 USCEN5/DSCEN5

Upstream/Downstream Scheduler Block Enable 5 Registers

CPU Accessibility: Read/Write

0000_H Reset Value:

Offset Address: USCEN5 AD_H DSCEN5 C5_H Written by CPU for global Scheduler configuration Typical Usage:

Bit	15	14	13	12	11	10	9	8
				SchedE	n(95:88)			
Bit	7	6	5	4	3	2	1	0
	SchedEn(87:80)							

SchedEn(95:80) Scheduler Block Enable

Each bit position enables/disables the respective Scheduler Block

(95..80):

1 Scheduler Block enabled 0 Scheduler Block disabled



Register 90 USCEN6/DSCEN6

Upstream/Downstream Scheduler Block Enable 6 Registers

CPU Accessibility: Read/Write

0000_H Reset Value:

Offset Address: USCEN6 AE_H DSCEN6 C6_H

Written by CPU for global Scheduler configuration Typical Usage:

Bit	15	14	13	12	11	10	9	8
				SchedEn	(111:104)			
Bit	7	6	5	4	3	2	1	0
	SchedEn(103:96)							

SchedEn Scheduler Block Enable

(111:96) Each bit position enables/disables the respective Scheduler Block

(111..96):

1 Scheduler Block enabled 0 Scheduler Block disabled



Register 91 USCEN7/DSCEN7

Upstream/Downstream Scheduler Block Enable 7 Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: USCEN7 AF_H DSCEN7 C7_H

Typical Usage: Written by CPU for global Scheduler configuration

Bit	15	14	13	12	11	10	9	8	
				SchedEn	(127:120)				
D.,	_	•	_				4	•	
Bit	/	6	5	4	3	2	1	0	
	SchedEn(119:112)								

SchedEn Scheduler Block Enable

(127:112) Each bit position enables/disables the respective Scheduler Block

(127..112):

1 Scheduler Block enabled

0 Scheduler Block disabled



7.2.23 Common Real Time Queue Rate Registers

Register 92 UCRTRI/DCRTRI

Upstream/Downstream CRT Rate Integer Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UCRTRI B0_H DCRTRI C8_H

Typical Usage: Written by CPU for global Scheduler configuration

Bit	15	14	13	12	11	10	9	8	
			Unuse	ed(5:0)			CRTIntF	Rate(9:8)	
Bit	7	6	5	4	3	2	1	0	
	CRTIntRate(7:0)								

CRTIntRate(9:0) Integer part of CRT Queue Rate

Refer to Section 4.2.2.3 "Programming the Common Real-Time Bypass" on Page 141 for the calculation of CRTIntRate and CRTFracRate



Register 93 UCRTRF/DCRTRF

Upstream/Downstream CRT Rate Fractional Registers

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UCRTRF B1_H DCRTRF C9_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Init(7:0)			
Bit	7	6	5	4	2	2	1	0
DIL	/	б	5	4	3		ı	U
	CRTFracRate(7:0)							

Init(7:0) Scheduler Initialization Value

This bit field must be written to $00_{\rm H}$ at the time of Scheduler configuration/initialization and should not be written during normal operation.

CRTFracRate

. ...

(7:0)

CRT Fractional Rate

This value determines the fractional part of the CRT Queue output rate. Refer to Section 4.2.2.3 "Programming the Common Real-Time Bypass" on Page 141 for the calculation of CRTIntRate and

CRTFracRate



7.2.24 AVT Table Registers


Internal Table 12: ABR/VBR Table Transfer Registers

ABR/VBR Context Table Transfer Registers are used to access the ABR/VBR Context Table (AVT).

Refer to Chapter 3.6.9.1 for the RAM organization of this table.

Table 7-29 provides an overview of the registers involved. Each AVT word consists of 32 bits.

Table 7-29 Registers for AVT Table Access



	RAM Selec	t:
15		0
	MAR=0A _H	ı
	Entry Selec	t:
15		0
WAR	:	
Entry	Sel(9:0) = (0) Sel(2:0) = (0)	1023 _D)
Word	Sel(2:0) = (0	.7 _D)

ERCT0 and ERCT1 are the transfer registers for one 32-bit word of the AVT table. Access to words are controlled by mask registers ERCM0/ERCM1.

The context entry number and the corresponding word number representing the table word which needs to be read or written must be written to the Word Address Register (WAR). The dedicated AVT table word is read into the ERCT0/ERCT1 transfer registers or modified by the ERCT0/ERCT1 transfer register values with a write mechanism. The associated mask registers ERCM0 and ERCM1 allow a bit-wise Write operation (0 - unmasked, 1 - masked). In case of Read operation, the dedicated ERCT0/ERCT1 register bit will be overwritten by the respective AVT table entry bit value. In case of Write operation, the dedicated ERCT0/ERCT1 register bit will modify the respective AVT table entry bit value.

The Read or Write process is controlled by the Memory Address Register (MAR). The 5 LSBs (= Bit 4..0) of the MAR register select the memory/table that will be accessed; to select the AVT table bit field MAR(4:0) must be set to 08_H.



Bit 5 of MAR starts the transfer and is cleared automatically after execution.

Table 7-30 WAR Register Mapping for AVT Table Access

Bit	15	14	13	12	11	10	9	8
	l	Jnused(2:0)		Er	ntrySel(9:5	5)	
Bit	7	6	5	4	3	2	1	0
		E	ntrySel(4:0))	0)			

EntrySel(9:0) Selects one of the 1024 AVT table context entries.

WordSel(2:0) Selects one of the 8 DWORDs per AVT table context entries.



Register 94 ERCT0

AVT Table Transfer Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCT0 CA_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Word0	(15:8)			
Bit	7	6	5	4	3	2	1	0
		-	-	Word	0(7:0)	_	•	

Word0(15:0) The meaning of the 'Word0' depends on:

- The selected context entry word (WordSel(2:0))
- The mode of this particular context entry

For detailed description of the context entry fields refer to "AVT Context RAM Organization and Addressing" on Page 118 f.



Register 95 ERCT1

AVT Table Transfer Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCT1 CB_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Word1	(31:24)			
Bit	7	6	5	4	3	2	1	0
				Word1	(23:16)			

Word1(31:16) The meaning of the 'Word1' depends on

- The selected context entry word (WordSel(2:0))
- The mode of this particular context entry

For detailed description of the context entry fields refer to "AVT Context RAM Organization and Addressing" on Page 118 f.



Register 96 ERCM0

AVT Table Access Mask Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCM0 CC_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8
				ERCM	0(15:8)			
Bit	7	6	5	4	3	2	1	0
				ERCM	10(7:0)			

ERCM0(15:0) ERC Mask Register 0

ERC Mask Registers 0..1 control the Write access from transfer registers ERCT0 and ERCT1 to the internal AVT table on a per-bit selection basis. The mask register bit positions correspond to the respective transfer registers ERCT0 and ERCT1:

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.

Does not affect Read access.



Register 97 ERCM1

AVT Table Access Mask Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCM0 CD_H

Typical Usage: Written by CPU to control internal table Read/Write

access

Bit	15	14	13	12	11	10	9	8
				ERCM1	(31:24)			
Bit	7	6	5	4	3	2	1	0
				ERCM1	(23:16)			

ERCM1(31:16) ERC Mask Register 1

ERC Mask Registers 0..1 control the Write access from transfer registers ERCT0 and ERCT1 to the internal AVT table on a per-bit selection basis. The mask register bit positions correspond to the respective transfer registers ERCT0 and ERCT1:

O The dedicated bit of the transfer register overwrites the table entry during Write.

Does not affect Read access.

1 The dedicated bit of the transfer register does *not*

overwrite the table entry during Write.

Does not affect Read access.



Register 98 ERCMB0 ERC MailBox Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCMB0 D2_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
	INT	ACK			Commai	nd(13:8)		
Bit	7	6	5	4	3	2	1	0
	Command(7:0)							

INT Interrupt request for the ERC unit. Set together with a Command ID

to start the request.

In case of write access the address and the data word must be written to the corresponding registers ERCMB1 and ERCMB2

before.

In case of read access the address has to be written only. The data word can be read from ERCMB2 if the ACK flag has been set.

ACK Acknowledge Flag

Operation has not been finished yet

1 Indicates that the operation has been finished

Command(13:0) Command ID of the operation. Refer to Section 3.5.2.3 "ERC

Mailbox" on Page 113.

Note: The register is set to 4000_H immediately after firmware initialization if the external EEPROM is connected.



Register 99 ERCMB1 ERC MailBox Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCMB1 D3_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Addres	s(15:8)			
Bit	7	6	5	4	3	2	1	0
				Addres	ss(7:0)			

Address(15:0) Address corresponding to a read or write command

Note: The register is set to $6A6A_H$ immediately after firmware initialization if the external EEPROM is connected.



Register 100 ERCMB2 ERC MailBox Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCMB2 D4_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Data(15:8)			
Bit	7	6	5	4	3	2	1	0
				Data	(7:0)			

Data (15:0) Data to be written to the ERC unit or data that was read from the ERC unit.

Note: The register is set to 6A6A_H immediately after firmware initialization if the external EEPROM is connected.



Register 101 ERCCONF0 ERC Configuration Register 0

CPU Accessibility: Read/Write

Reset Value: 0061_H

Offset Address: ERCCONF0 D5_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
	FWDF		unuse	d(3:0)		QIDFR	QIDFE	SCAND
						•		
Bit	7	6	5	4	3	2	1	0
	unused			S	SCANP(6:0))		

FWDF Firmware Download Finished

0 not ready1 ready

Note: "Ready" does not indicate that the firmware download was successful but that the download process has finished. Check the Mailbox registers ERCMB0, ERCMB1 and ERCMB2 instead

QIDFR QID Filter RM FIFO

By default only RM cells of ABR connections that are set up in the AVT Context RAM are forwarded to the RM FIFO.

0 QID Filter for RM FIFO enabled

1 QID Filter for RM FIFO disabled (Bypass)

QIDFE QID Filter EMIT FIFO

By default only cells of ABR connections that are set up in the AVT

Context RAM are forwarded to the RM FIFO.

0 QID Filter for EMIT FIFO enabled

1 QID Filter for EMIT FIFO disabled (Bypass)



SCAND	SCAN Disable				
	0 1	SCAN enabled SCAN disabled			
SCANP(6:0)	SCAN	Period			

Refer to "Scan Unit" on Page 114 for a description



Register 102 ERCCONF1 ERC Configuration Register 1

CPU Accessibility: Read/Write

Reset Value: 000A_H

Offset Address: ERCCONF1 D6_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				unused	d(11:4)			
D:1	-	•	_	4	0	0	4	•
Bit	/	6	5	4	3	2	1	0
		unuse	ed(3:0)			TRM	(3:0)	

TRM(3:0) ABR TRM Parameter

Global for all connections.

The bit field TRM(3:0) determines a 10 ms counter:

Tout:= TRM(3:0) * 10ms

The default (reset) value is **000A**_H which equals 100 ms.



7.2.25 PLL Control Registers

Register 103 PLL1CONF

PLL1 Configuration Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: PLL1CONF D7_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
	Locked1	Div2En1	Div1En1	BYPAS	PU1	RES1	M1(3:2)
				S1				
Bit	7	6	5	4	3	2	1	0
	M1(1:0)			N1(5:0)		

DPLL1 generates a clock that is an alternative clock source for the ABM-P. The DPLL1 is fed by clock input signal 'SYSCLK'. Signal 'SYSCLKSEL' determines the clock source of the ABM-P. Section 3.2.7 "Clocking System" on Page 55 provides the details.

Locked1 DPLL1 Locked

1

Div1En1

(read only)

1 DPLL1 is locked based on the current parameter

setting.

0 DPLL1 is in transient status.

Div2En1 Division Factor 2 Enable for DPLL1

This bit enables one of the additional divide by 2 factors subsequent

to the DPLL1 output.

O Division Factor 2 disabled.

Division Factor 1 Enable for DPLL1

This bit enables one of the additional divide by 2 factors subsequent

to the DPLL1 output.

Division Factor 2 enabled.



Division Factor 1 disabled.

Division Factor 1 enabled.

BYPASS1 DPLL1 Bypass

Switching between bypass and non-bypass mode is glitch-free with respect to the internal clock output. The DPLL1 is bypassed after power-on reset and can be switched to non-bypass mode by software during device configuration.

0 DPLL1 is internally bypassed,

i.e. DPLL1 clock input connected to DPLL1 clock output

1 DPLL1 is not bypassed,

i.e. DPLL1 clock output is generated by DPLL1 depending on its parameter configuration

PU1 Power Up DPLL1

0 DPLL1 is in power-down mode.

(The analog part of DPLL1 is switched-off for power

saving.)

DPLL1 is in power on (operational) mode.

RES1 Reset DPLL1

0 DPLL1 is in operational mode.

DPLL1 is in reset mode.

Note: The result of reset mode is identical to bypass mode, but switching between reset and non-reset status is not glitch-free with respect to the internal clock output.

M1(3:0) M1 Parameter of DPLL1

This parameter determines the first stage division factor of DPLL1. The effective division factor is (M1 + 1) in the range 1..16.

N1(5:0) N1 Parameter of DPLL1

This parameter determines the second stage multiplication factor of DPLL1. The effective multiplication factor is (N1 + 1) in the range 1..64.



Register 104 PLL2CONF

PLL2 Configuration Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: PLL2CONF D8_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
	Locked2	unused	Dev1En		PU2	RES2	M2(3:2)
			2	S2				
Bit	7	6	5	4	3	2	1	0
	M2(1:0)			N2(5:0)		

DPLL2 generates a clock that is an alternative clock source for the ERC unit. The DPLL2 is fed by clock input signal 'SYSCLK'. Signal 'IOPCLKSEL' determines the clock source of the ERC unit. **Section 3.2.7 "Clocking System" on Page 55** provides the details.

Locked2 DPLL2 Locked

(read only)

1 DPLL2 is locked based on the current parameter

setting.

0 DPLL2 is in transient status.

Div1En2 Division Factor 1 Enable for DPLL2

This bit enables the additional divide by 2 factor subsequent to the

DPLL2 output.

Division Factor 1 disabled.

Division Factor 1 enabled.



BYPASS2 DPLL2 Bypass

Switching between bypass and non-bypass mode is glitch-free with respect to the internal clock output. The DPLL2 is bypassed after power-on reset and can be switched to non-bypass mode by software during device configuration.

0 DPLL2 is internally bypassed,

i.e. DPLL2 clock input connected to DPLL2 clock output

1 DPLL2 is not bypassed,

i.e. DPLL2 clock output is generated by DPLL2 depending on its parameter configuration

PU2 Power Up DPLL2

0 DPLL2 is in power-down mode.

(The analog part of DPLL2 is switched-off for power

saving.)

DPLL2 is in power on (operational) mode.

RES2 Reset DPLL2

0 DPLL2 is in operational mode.

1 DPLL2 is in reset mode.

Note: The result of Reset Mode is identical to bypass mode, but switching between reset and non-reset status is not glitch-free with respect to the internal clock output.

M2(3:0) M2 Parameter of DPLL2

This parameter determines the first stage division factor of DPLL2. The effective division factor is (M2 + 1) in the range 1..16.

N2(5:0) N2 Parameter of DPLL2

This parameter determines the second stage multiplication factor of DPLL2. The effective multiplication factor is (N2 + 1) in the range 1..64.



Register 105 PLLTST PLL Test Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: PLLTST D9_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Reserve	ed(15:8)			
Bit	7	6	5	4	3	2	1	0
				Reserv	ed(7:0)			



7.2.26 ERC Register Access Control

Register 106 ERCRAC

ERC Register Access Control Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCRAC DA_H

Typical Usage: Written and Read by CPU

Bit 15 14 13 12 11 10 9 8 unused(8:1) Bit 7 6 5 4 3 2 1 0 unused(0) FRC **IUPAC** FRC **IERC** UP **ERC ERC ACF RTAC RAC RTAC** RD WR

ERCWR ERC Write Access

Do not write during normal operation.

ERCRD ERC Read Access

Do not write during normal operation.

UPRTAC uP RAM Transfer Access

Do not write during normal operation.

IERCRAC Inhibit ERC Register Access

Allow the ERC unit the access to ABM-P registers.
 Inhibit the ERC unit to access ABM-P registers.

Note: It is recommended to lock the IOP access as short as

possible.

ERCRTAC ERC RAM Transfer Access



Do not write during normal operation.

IUPRAC Inhibit UP Register Access

Do not write during normal operation.

ERCACF ERC Access Free

Do not write during normal operation.



Register 107 ERCRAM

ERC Register Access Mask Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ERCRAM DB_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				unuse	d(8:1)			
Bit	7	6	5	1	2	2	1	0
ы		6	5		<u> </u>		<u> </u>	<u> </u>
	unused(0)			ı	MASK(7:0))		

MASK(15:0) The ERCRAM Mask Register controls the Write access to the register ERCRAC.

0 The dedicated bit of the ERCRAC register is overwritten

during Write access

1 The dedicated bit of the ERCRAC register is not

overwritten during Write access.

In order not to overwrite reserved flags it is recommended to set the ERCRAM Mask Register to $\mathsf{FFF7}_\mathsf{H}$.



7.2.27 External RAM Test Registers

Register 108 EXTRAMD0

External RAM Test Data Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: EXTRAMD0 DC_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Data(3	31:24)			
Bit	7	6	5	4	3	2	1	0
				Data(2	23:16)			

Data(31:16) Upper part of data to be read from or to be written to the external RAM

Note: Only the lower 20 bits of each Cell Pointer RAM entry can be accessed. Read access to the upper bits will always return 0.



Register 109 EXTRAMD1

External RAM Test Data Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: EXTRAMD1 DD_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Dat	a(15:8)			
Bit	7	6	5	4	3	2	1	0
				Da	ta(7:0)			

Data(15:0) Lower part of data to be read from or to be written to the external RAM

Data Sheet 350 2001-12-17



Register 110 EXTRAMA0

External RAM Test Address Register Low

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: EXTRAMA0 DE_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Addres	s(15:8)			
Bit	7	6	5	4	3	2	1	0
				Addres	ss(7:0)			

Address(15:0) Lower bits of the Address

The Address field selects an entry within the external RAM, selected by the EXTRAMC register.

The range depends on the size of the selected external RAM (see

Table 7-31).

Table 7-31 Extended RAM Address Range for Test Access

RAM Type	Size	Address Range
SSRAM	64 k x 32 bit	0 65536
SSRAM	128 k x 32 bit	0 131072
SSRAM	256 k x 32 bit	0 262144
SSRAM	512 k x 32 bit	0 524288
SDRAM	32 Mbit per core	0 1048576
SDRAM	64 Mbit per core	0 2097152
SDRAM	128 Mbit per core	0 4194304



Register 111 EXTRAMA1

External RAM Test Address Register High

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: EXTRAMA0 DF_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8	
				Unused	d(11:4)				
Bit	7	6	5	4	3	2	1	0	
		Unuse	ed(3:0)		Address(19:16)				

Address(19:16) Upper bits of the Address

The Address field selects an entry within the external RAM, selected by the EXTRAMC register.

The range depends on the size of the selected external RAM (see Table 7-31).



Register 112 EXTRAMC

External RAM Test Command Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: EXTRAMA0 E0_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				Unuse	d(13:2)			
D:4	7	6	_	4	2	2	4	0
Bit		0	<u> </u>	4	<u> </u>		ı	<u> </u>
	Unused(1:0)		CSRDW	CSRDR	CSRUW	CSRUR	CPRW	CPRR

Setting a command bit starts the Read or Write procedure from/to the selected external RAM. The corresponding bit is automatically cleared after completion of the Read/Write procedure.

The address to be read or to be written is provided in registers EXTRAMA0 and EXTRAMA1. The 32-bit wide data is transferred via registers EXTRAMD0 and EXTRAMD1.

Note: Access to external RAM is only allowed before first cell flow.

CSRDW Cell Storage RAM downstream write
CSRDR Cell Storage RAM downstream read
CSRUW Cell Storage RAM upstream write
CSRUR Cell Storage RAM upstream read

CPRW Cell Pointer RAM write
CPRR Cell Pointer RAM read



7.2.28 ABM-P Version Code Registers

Register 113 VERL

Version Number Low Register

CPU Accessibility: Read

Reset Value: F083_H

Offset Address: VERL E1_H

Typical Usage: Read by CPU to determine device version number

Bit	15	14	13	12	11	10	9	8	
				VERL	(158)				
Bit	7	6	5	4	3	2	1	0	
	VERL(70)								

VERL(15..0) F083_H



Register 114 VERH

Version Number High Register

CPU Accessibility: Read
Reset Value: 1007_H

Offset Address: VERH E2_H

Typical Usage: Read by CPU to determine device version number

Bit	15	14	13	12	11	10	9	8
				VERH	(158)			
Bit	7	6	5	4	3	2	1	0
D.I.	,			VERH	I(70)		•	

VERH(15..0) 1007_H



7.2.29 Interrupt Status/Mask Registers

Register 115 ISRU

Interrupt Status Register Upstream

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ISRU E3_H

Typical Usage: Read by CPU to evaluate interrupt events related to the

upstream core. Interrupt indications must be cleared by writing a 1 to the respective bit locations; writing a 0 has no effect;

Bit	15	14	13	12	11	10	9	8
	Unused	BCFGE	QIDINV	BUFER 1	LCI INVAL	PARITY ER	SOCER	BUFER 2
Bit	7	6	5	4	3	2	1	0
	BUFER 3	CDVOV	MUXOV	AAL5 COL	RMCER	BIP8ER	BUFER 4	VPRM ER

BCFGE Buffer Configuration Error upstream

QIDINV This interrupt is generated if the ABM-P tries to write a cell into a

disabled queue. The cell is discarded in this case. (Typically occurs on queue configuration errors.)

BUFER1 Unexpected buffer error number 1. Should never occur in normal

operation. Immediate reset of the chip recommended.

LCIINVAL Error when performing the internal address reduction

The cell is discarded.

PARITYER Parity error at UTOPIA Receive Upstream (PHY) Interface

detected.



SOCER Start of Cell Error at UTOPIA Receive Upstream (PHY) Interface

detected.

BUFER2 Unexpected Buffer Error number 2. Should never occur in normal

operation. Immediate reset of the chip is recommended.

BUFER3 Unexpected Buffer Error number 3. Should never occur in normal

operation. Immediate reset of the chip is recommended.

CDVOV The maximum upstream CDV value for shaped connections given

in CDVU register has been exceeded. This interrupt is a notification

only; that is, no cells are discarded due to this event.

MUXOV Indicates that a Scheduler Block lost a serving time slot. (Can

indicate a static backpressure on one port).

The 'MUXOV' interrupt is generated when the number of lost

serving time slots exceeds the number specified in bit field

MaxBurstS(3:0) (see register UECRI/DECRI). No further action is required upon this interrupt.

AAL5COL Indicates that an interrupt event occurred in the upstream AAL5

unit. The interrupt reason must be read from the AAL5 status register "UA5SARS/DA5SARS" on Page 210 (upstream).

RMCER RM Cell received with corrupted CRC-10.

BIP-8 error detected when reading a cell from the upstream external

SDRAM. BIP-8 protects the cell header of each cell. The cell is discarded. One single sporadic event can be ignored. Hardware should be taken out of service when the error rate exceeds 10⁻¹⁰.



BUFER4

Unexpected Buffer Error number 4. Should never occur in normal

operation. Immediate reset of the chip recommended.

For consistency check the ABM-P stores the queue ID with each cell written to the respective queue within the cell storage RAM. When reading a cell from the cell storage RAM, the queue ID is

compared to the stored queue ID.

A queue ID mismatch would indicate a global buffering/pointer

problem.

VPRMER

VP RM Cell received erroneously when traffic class is configured for

VCs using bit ABRvp in Register TCT3

(see Register 42: TCT3).

Note: Several mechanisms are implemented in the ABM-P to check for consistency of pointer operation and internal/external memory control. The interrupt events BUFER1..BUFER4 indicate errors detected by these mechanisms.

It is recommended that these interrupts be classified as "fatal device errors."



Register 116 ISRD

Interrupt Status Register Downstream

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ISRD E4_H

Typical Usage: Read by CPU to evaluate interrupt events related to the

downstream core. Interrupt indications must be cleared by writing a 1 to the respective bit locations; writing a 0 has no effect;

Bit 15 14 13 10 12 11 9 8 **BCFGF** OIDINV BUFFR LCL PARITY SOCER **BUFER** Unused 1 **INVAL** ER 2 Bit 7 6 5 4 3 2 1 0 BUFFR **CDVOV** MUXOV AAL5 **RMCFR** BIP8FR **BUFFR VCRM** COL 3 4 ER

BCFGE Buffer Configuration Error downstream

QIDINV This interrupt is generated if the ABM-P tries to Write a cell into a

disabled gueue. The cell is discarded.

(Typically occurs on queue configuration errors.)

BUFER1 Unexpected Buffer Error number 1. Should never occur in normal

operation. Immediate reset of the chip is recommended.

LCIINVAL Error when performing the internal address reduction

The cell is discarded.

PARITYER Parity Error at UTOPIA Receive Downstream (PHY) Interface

detected.

SOCER Start of Cell Error at UTOPIA Receive Downstream (PHY) Interface

detected.



BUFER2 Unexpected Buffer Error number 2. Should never occur in normal

operation. Immediate reset of the chip is recommended.

BUFER3 Unexpected Buffer Error number 3. Should never occur in normal

operation. Immediate reset of the chip recommended.

CDVOV The maximum downstream CDV value for shaped connections

given in CDVU register has been exceeded.

This interrupt is a notification only; that is, no cells are discarded

due to this event.

MUXOV Indicates that a Scheduler Block lost a serving time slot. (Can

indicate a static backpressure on one port).

The 'MUXOV' interrupt is generated when the number of lost serving time slots exceeds the number specified in bit field

MaxBurstS(3:0) (see register UECRI/DECRI). No further action is required upon this interrupt.

AAL5COL Indicates that an interrupt event occurred in the downstream AAL5

unit. The interrupt reason must be read from the AAL5 status register "UA5SARS/DA5SARS" on Page 210 (downstream).

RMCER RM cell received with corrupted CRC-10.

BIP-8 error detected when reading a cell from the downstream

external SDRAM. BIP-8 protects the cell header of each cell. The cell is discarded. One single sporadic event can be ignored. Hardware should be taken out of service when the error rate

exceeds 10⁻¹⁰.



BUFER4

Unexpected Buffer Error number 4. Should never occur in normal

operation. Immediate reset of the chip is recommended.

For consistency check the ABM-P stores the queue ID with each cell written to the respective queue within the cell storage RAM. When reading a cell from the cell storage RAM, the queue ID is

compared to the stored queue ID.

A queue ID mismatch would indicate a global buffering/pointer

problem.

VPRMER

VP RM Cell received erroneously, when traffic class is configured

for VCs using bit ABRvp in Register TCT3

(see Register 42: TCT3).

Note: Several mechanisms are implemented in the ABM-P to check for consistency of pointer operation and internal/external memory control. The interrupt events BUFER1..BUFER4 indicate errors detected by these mechanisms.

It is recommended that these interrupts be classified as "fatal device errors."



Register 117 ISRC

Interrupt Status Register Common

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ISRC E5_H

Typical Usage: Read by CPU to evaluate interrupt events related to both

cores. Interrupt indications must be cleared by writing a 1 to the respective bit locations; writing a 0 has no effect;

13 Bit 15 14 12 11 10 9 8 Unused(10:3) Bit 7 6 5 4 3 2 1 0 RAMER **DDQRD** DQ UQ Unused(2:0) UDORD **VCMGD** VCMGD

RAMER Configuration of common Cell Pointer RAM has been changed after

cells have been received (see Register MODE1, bit field CPR).

DDQRD Downstream Dummy Queue Relogged/Deactivated

This interrupt confirms the dummy queue operation being activated

and deactivated. (see Register 44: QCT1)

UDQRD Upstream Dummy Queue Relogged/Deactivated

This interrupt confirms the dummy queue operation being activated

and deactivated. (see Register 44: QCT1)

DQVCMGD Downstream Queue VC-Merge Group Deactivated

This interrupt confirms the VC-Merge group being deactivated.

UQVCMGD Upstream Queue VC-Merge Group Deactivated

This interrupt confirms the VC-Merge group being deactivated.



Register 118 IMRU

Interrupt Mask Register Upstream

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: IMRU E6_H

Typical Usage: Written by CPU to control interrupt signal effective

events

Bit	15	14	13	12	11	10	9	8
				IMRU	(15:8)			
Bit	7	6	5	4	3	2	1	0
				IMRL	J(7:0)			

IMRU(15:0) Interrupt Mask Upstream

Each bit controls whether the corresponding interrupt indication in register ISRU (same bit location) activates the interrupt signal:

Interrupt indication masked.

The interrupt signal is not activated upon this event.

Interrupt indication unmasked.



Register 119 IMRD

Interrupt Mask Register Downstream

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: IMRD E7_H

Typical Usage: Written by CPU to control interrupt signal effective

events

Bit	15	14	13	12	11	10	9	8
				IMRD	(15:8)			
Bit	7	6	5	4	3	2	1	0
				IMRD	0(7:0)			

IMRD(15:0) Interrupt Mask Downstream

Each bit controls whether the corresponding interrupt indication in register ISRD (same bit location) activates the interrupt signal:

Interrupt indication masked.

The interrupt signal is not activated upon this event.

Interrupt indication unmasked.



Register 120 IMRC

Interrupt Mask Register Common

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: IMRC E8_H

Typical Usage: Written by CPU to control interrupt signal effective

events

Bit	15	14	13	12	11	10	9	8
				IMRC	(15:8)			
Bit	7	6	5	4	3	2	1	0
				IMRC	(7:0)			

IMRC(15:0) Interrupt Mask Common

Each bit controls whether the corresponding interrupt indication in register ISRC (same bit location) activates the interrupt signal:

1 Interrupt indication masked.

The interrupt signal is not activated upon this event.

Interrupt indication unmasked.



Register 121 ISRDBA

Interrupt Status Register DBA

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: ISRDBA E9_H

Typical Usage: Read by CPU to evaluate interrupt events related to both

cores. Reset by read.

Bit	15	14	13	12	11	10	9	8
				DBAT	C(15:8)			
Bit	7	6	5	4	3	2	1	0
ы	,		<u> </u>	DBAT	C(7:0)		'	J

DBATC(15:0)

Each bit position indicates that a DBA Threshold Crossing Event occurred in the respective entry i of the DBA Threshold Crossing Table (see Register DTCT).



Register 122 IMRDBA

Interrupt Mask Register DBA

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: IMRDBA EA_H

Typical Usage: Written by CPU to control interrupt signal effective

events

Bit	15	14	13	12	11	10	9	8
				IMRDB	A(15:8)			
Bit	7	6	5	4	3	2	1	0
				IMRDE	3A(7:0)			

IMRDBA(15:0) Interrupt Mask DBA

Each bit controls whether the corresponding interrupt indication in register ISRDBA (same bit location) activates the interrupt signal:

Interrupt indication masked.

The interrupt signal is not activated upon this event.

Interrupt indication unmasked.



7.2.30 **RAM Select Registers**

Register 123 MAR

Memory Address Register

CPU Accessibility: Read/Write

Reset Value: 0000

Offset Address: MAR EB_H

Written by CPU to address internal RAM/tables for Read Typical Usage:

or Write operation via transfer registers

Bit	15	14	13	12	11	10	9	8
				Unuse	ed(9:2)			
Bit	7	6	5	4	3	2	1	0
	Unused	Start_W	Start_R			MAR(4:0)		

Start W

This command bit starts the Write procedure to the internal RAM/ table addressed by bit field MAR(4:0). The specific data transfer and mask registers must be prepared appropriately in advance. This bit is automatically cleared after completion of the Write procedure.

Start R

Simplifies Read access without need to touch the mask registers

MAR(4:0) Memory Address

This bit field selects one of the internal RAM/tables for Read or

Write operation:

286)

00000 LCI: LCI Table RAM (see page 237) 00001 TCT: Traffic Class Table (see page 241) 00010 QCT: Queue Configuration Table (see page 258) 00011 SBOC: Scheduler Block Occupation Table (see page 270) 00101 DTC: DBA Threshold Crossing Table (see page 235) 00111 MGT: Merge Group Table (see page 277) 01000 QCI: Queue Congestion Indication Table (see page



01010	AVT: ABR/VBR Table (see page 329)
10000	QPT1 Upstream: Queue Parameter Table 1 Up (see page 296)
10001	QPT2 Upstream: Queue Parameter Table 2 Up (see page 300)
11000	QPT1 Downstream: Queue Parameter Table 1 Dn (see page 296)
11001	QPT2 Downstream: Queue Parameter Table 2 Dn (see page 300)
10111	SCTF Upstream: Scheduler Configuration Table Fractional Part (see page 306)
11111	SCTF Downstream: Scheduler Configuration Table Fractional Part (see page 316)
Note: The	SCTI Table (Scheduler Configuration Table Integer Part)

listed in bit field MAR(4:0) (see page 308).

Note: MAR(4:0) values not listed above are invalid and reserved. It is recommended to

not use invalid/reserved values.

is addressed via dedicated address registers and thus not

Data Sheet 369 2001-12-17



Register 124 WAR

Word Address Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: WAR EC_H

Typical Usage: Written by CPU to address entries of internal RAM/

tables for Read or Write operation via transfer registers.

Bit	15	14	13	12	11	10	9	8
				WAR((15:8)			
Bit	7	6	5	4	3	2	1	0
	WAR(7:0)							

WAR(15:0) Word Address

This bit field selects an entry within the internal RAM/table selected by the MAR register.

In general, it can address up to 64K entries.

The current range of supported values depends on the size and organization of the selected RAM/table.

Thus, the specific WAR register meaning is listed in the overview part of each internal RAM/table description:

LCI LCI Table RAM (see page 237)
TCT Traffic Class Table (see page 241)

QCT Queue Configuration Table (see page 270)

SBOC Scheduler Block Occupation Table (see page 270)

QPTHU QPT High Word Upstream:

Queue Parameter Table (see page 296f.)

QPTHD QPT High Word Downstream:

Queue Parameter Table (see page 296f.)

QPTLU QPT Low Word Upstream:

Queue Parameter Table(see page 296)

QPTLD QPT Low Word Downstream:

Queue Parameter Table (see page 296)



SCTFU SCTF Upstream:

Scheduler Configuration Table Fractional Part

(see page 316)

SCTFD SCTF Downstream:

Scheduler Configuration Table Fractional Part

(see page 316)

Note: The SCTI Table (Scheduler Configuration Table Integer Part) is addressed via dedicated address registers and, thus, is not listed in the MAR and WAR registers (see page 306).



7.2.31 Global ABM-P Status and Mode Registers

Register 125 USTATUS ABM-P UTOPIA Status Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: **USTATUS** ED,

Typical Usage: Read by CPU

Bit	15	14	13	12	11	10	9	8
	unused			[OUTFL(6:0))		
Bit	7	6	5	4	3	2	1	0
	unused	-		l	JUTFL(6:0))		

DUTFL(6:0) Downstream UTOPIA Receive Buffer Fill Level

This bit field indicates the current number of cells stored in the

UTOPIA receive buffers (0..64 cells).

UUTFL(6:0) **Upstream UTOPIA Receive Buffer Fill Level**

This bit field indicates the current number of cells stored in the

UTOPIA receive buffer (0..64 cells).



Register 126 MODE1

ABM-P Mode 1 Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: MODE1 EE_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
	SWRES	ERC SWRES	CPR	(1:0)	VC MERGE	INIT RAM	INIT SDRAM	CORE
Bit	7	6	5	4	3	2	1	0
	WGS	BIN	EFCI	BIP8	CRC10	LCItog	LCIMO	D(1:0)

SWRES Software Reset (clears automatically after four cycles).

This bit is automatically cleared after execution.

'SWRES' controls reset of all ABM-P units excluding the ERC unit.

1 Starts internal reset procedure

(0) self-clearing

ERCSWRES ERC Software Reset (not self-clearing).

'ERCSWRES' controls reset of the ERC unit.

Starts internal reset procedure and keeps the ERC unit

in reset state.

O Releases the ERC unit from reset state to operational

state.

CPR(1:0) Cell Pointer Ram Size configuration

(see also Table 7-3 "External RAM Sizes" on Page 215)

00 256k pointer entries per direction

(corresponds to 256k cells in each cell storage RAM)

01 128k pointer entries per direction

(corresponds to 128k cells in each cell storage RAM)



10 64k pointer entries per direction

(corresponds to 64k cells in each cell storage RAM)

11 reserved

Note: The Cell Pointer RAM Size should be programmed during initialization and should not be changed during operation.

VCMerge VC Merge Enable

This bit enables VC-Merge operation on a global basis. It determines the usage (required width) of the Cell Pointer RAM. since VC-Merge operation requires one additional flag 'EOP Mark' in the CPR.

(see also Table 5-10 "SSRAM Configuration Examples" on Page 174)

0 VC-Merge operation disabled.

1 VC-Merge operation enabled.

INITRAM Init RAM

Start of Initialization of the internal RAM.

This bit is automatically cleared after execution.

1 Starts internal RAM initialization procedure.

Note: The internal RAM initialization process can be

activated only once after hardware reset.

(0)self-clearing

INITSDRAM Init SDRAM

Initialization and configuration of the external SDRAM. This bit must be set to 1 after reset (initial pause of at least 200 µs is necessary) and is automatically cleared by the ABM-P after configuration of the SDRAM has been executed.

1 Starts SDRAM initialization procedure

(0)self-clearing



CORE Downstream Core Disable

This bit disables the downstream ABM-P Core, which is necessary in some MiniSwitch configurations (Uni-Directional Mode using one core).

It is recommended to set CORE = 0 in Bi-directional operation modes.

Downstream ABM-P core disabled
Downstream ABM-P core enabled

WGS Work Group Switch Mode

Selects MiniSwitch (Uni-directional) Mode if set to 1.

 MiniSwitch (Uni-directional) operation mode selected: upstream transmit UTOPIA Interface is disabled; downstream receive UTOPIA Interface is disabled.

0 Normal (Bi-directional) operation mode

BIN Indicate the usage of the CI/NI mechanism for ABR connections:

1 Enables CI/NI feedback

0 CI/NI feedback disabled

EFCI Indicate the usage of the EFCI mechanism for ABR connections:

1 Enables EFCI feedback0 EFCI feedback disabled

BIP8 Disables discard of cells with BIP-8 header error.

BIP-8 errored cells are not discarded

0 BIP-8 errored cells are discarded

CRC10 Disables discard of RM cells with defect CRC10.

1 CRC10 errored RM cells are not discarded

0 CRC10 errored RM cells are discarded

LCItog Enables toggling of the LCI(0) bit in outgoing cells in MiniSwitch

(uni-directional) mode.



1 LCI bit 0 is toggled in outgoing cells in case of MiniSwitch operation mode selected

0 LCI bit 0 remains unchanged

Note: Does not affect the cell header if Internal Address Reduction is used

LCIMOD(1:0) Specifies the expected mapping of Local Connection Identifier (LCI) field to cell header:

00 LCI(13, 12) ='00', LCI(11:0) mapped to VPI(11:0) field

01 LCI(15:0) mapped to VCI(15:0) field;

10 LCI(15:14) mapped to UDF1(1:0) field; LCI(13:12) mapped to UDF1(7:6) field; LCI(11:0) mapped to VPI(11:0) field

11 Internal Address reduction mode;

The LCI is derived from programmable parts of the VPI, VCI and PN bit fields. The derived LCI is used by the

ABM-P, but nor written to the cell.



Register 127 MODE2

ABM-P Mode 2 Register

CPU Accessibility: Read/Write

Reset Value: 0800_H

Offset Address: MODE EF_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
	SD CAW	SDRR	unused	ERCPD	TUTS	DQSC	QS(1:0)
Bit	7	6	5	4	3	2	1	0
	PNSRC		MNU	M(3:0)			PNUM(2:0)	

SDCAW SDRAM Column Address Width

0 8 bit 1 9 bit

SDRR SDRAM Refresh Rate

Default Refresh Rate (4096 cycles/s)Double Refresh Rate (8192 cycles/s)

ERCPD ERC Power Down

0 ERC active

1 ERC in power-down mode

TUTS Tristate all UTOPIA Signals

0 Normal mode

1 UTOPIA Signals in Tristate mode

DQSC Disable Quarter Segment Check

0 Normal mode



Quarter Segment Check disabled

QS(1:0) Quarter Segment

If Quarter Segment Check is enabled, the ABM-P processes only cells matching the LCI segment:

LCI(15:14) = QS(1:0)

All other cells are forwarded depending on the value found in entry 0 of the LCT table. Default: send to the Common Real-Time Queue to be processed by a subsequent ABM-P (cascading).

PNSRC Port Number Source

This bit determines which Port Number field is used for internal Address Reduction Mode:

O PN field is taken from the UTOPIA Port number, that accepted the cell.

1 PN field is taken from the UDF1(5:0) field of the cell

MNUM(3:0) M Parameter

This bit field determines the ranges of VPI and VCI cell header fields mapped into the LCI in internal Address Reduction mode. **Chapter 3.2.5** provides the details.

PNUM(2:0) P Parameter

This bit field determines the number of port number bits mapped into the LCI in internal Address Reduction mode.

Chapter 3.2.5 provides the details.



7.2.32 UTOPIA Configuration Registers

Register 128 UTRXCFG

Upstream/Downstream UTOPIA Receive Configuration Register

CPU Accessibility: Read/Write

Reset Value: 0001_H

Offset Address: UTRXCFG F0_H

Typical Usage: Written and Read by CPU

15	14	13	12	11	10	9	8
DURD	DURUT	DURPD	DURPE	DURC	FG(1:0)	DURBU S	DURM
7	6	5	4	3	2	1	0
UURD	UURUT	UURPD	UURPE	UURCI	=G(1:0)	UURBU S	UURM
	DURD 7	DURD DURUT 7 6	DURD DURUT DURPD 7 6 5	DURDDURUTDURPDDURPE7654	DURD DURUT DURPD DURPE DURCE 7 6 5 4 3	DURD DURUT DURPD DURPE DURCFG(1:0) 7 6 5 4 3 2	DURD DURUT DURPD DURPE DURCFG(1:0) DURBU S 7 6 5 4 3 2 1

DURD Downstream UTOPIA Receive Discard
UURD Upstream UTOPIA Receive Discard

0 Normal operation

1 Discard all cells without notification

DURUT Downstream UTOPIA Receive UDF2 Transparent
UURUT Upstream UTOPIA Receive UDF2 Transparent

PN mapped to UDF2 (for internal processing)UDF2 transparent (BIP8 checksum not usable)

DURPD Downstream UTOPIA Receive Parity Error discard
UURPD Upstream UTOPIA Receive Parity Error discard

0 No discarding of cells with Parity Error



Discarding of cells with Parity Error

DURPE Downstream UTOPIA Receive Parity Check Enable UURPE Upstream UTOPIA Receive Parity Check Enable

Parity check disabledParity check enabled

DURCFG(1:0) Downstream UTOPIA Receive Port Configuration UURCFG(1:0) Upstream UTOPIA Receive Port Configuration

00 4 x 12 ports 01 4 x 12 ports 10 4 x 12 ports

11 Level 1 Mode (4 x 1 port)

DURBUS Downstream UTOPIA Receive Bus Width UURBUS Upstream UTOPIA Receive Bus Width

8-bit bus width16-bit bus width

DURM Downstream UTOPIA Receive Mode UURM Upstream UTOPIA Receive Mode

0 Slave Mode1 Master Mode



Register 129 UUTRXP0

Upstream UTOPIA Receive Port Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UUTRXP0 F1_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
			l	JURXPEn	able(158)	1		
Bit	7	6	5	4	3	2	1	0
	UUTRXPEnable(70)							

UUTRXPEnable Upstream UTOPIA Receive Port Enable

(15:0) Each bit enables or disables the respective UTOPIA port (15..0):



Register 130 UUTRXP1

Upstream UTOPIA Receive Port Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UUTRXP1 F2_H

Typical Usage: Written and Read by CPU

15	14	13	12	11	10	9	8
		L	JURXPEna	nble(3124)		
7	6	5	4	3	2	1	0
UUTRXPEnable(2316)							
	7	7 6	7 6 5	7 6 5 4	UURXPEnable(3124	UURXPEnable(3124) 7 6 5 4 3 2	UURXPEnable(3124) 7 6 5 4 3 2 1

UUTRXPEnable Upstream UTOPIA Receive Port Enable

(31:16) Each bit enables or disables the respective UTOPIA port (31..16):



Register 131 UUTRXP2

Upstream UTOPIA Receive Port Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UUTRXP2 F3_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
			L	JURXPEna	able(4740)		
Bit	7	6	5	4	3	2	1	0
	UUTRXPEnable(3932)							

UUTRXPEnable Upstream UTOPIA Receive Port Enable

(47:32) Each bit enables or disables the respective UTOPIA port (47..32):



Register 132 DUTRXP0

Downstream UTOPIA Receive Port Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: DUTRXP0 F4_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
			ſ	DURXPEn	able(158)	1		
Bit	7	6	5	4	3	2	1	0
	DUTRXPEnable(70)							

DUTRXPEnable Downstream UTOPIA Receive Port Enable

(15:0) Each bit enables or disables the respective UTOPIA port (15..0):



Register 133 DUTRXP1

Downstream UTOPIA Receive Port Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: DUTRXP1 F5_H

Typical Usage: Written and Read by CPU

15	14	13	12	11	10	9	8
		С	URXPEna	nble(3124	.)		
7	6	5	4	3	2	1	0
DUTRXPEnable(2316)							
	7	7 6	7 6 5	DURXPEna 7 6 5 4	DURXPEnable(3124	DURXPEnable(3124) 7 6 5 4 3 2	DURXPEnable(3124) 7 6 5 4 3 2 1

DUTRXPEnable Downstream UTOPIA Receive Port Enable

(31:16) Each bit enables or disables the respective UTOPIA port (31..16):



Register 134 DUTRXP2

Downstream UTOPIA Receive Port Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: DUTRXP2 F6_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8	
			С	URXPEna	ble(4740)			
						_			
Bit	7	6	5	4	3	2	1	0	
	DUTRXPEnable(3932)								

DUTRXPEnable Downstream UTOPIA Receive Port Enable

(47:32) Each bit enables or disables the respective UTOPIA port (47..32):



Register 135 UUTTXCFG

Upstream UTOPIA Transmit Configuration Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UUTTXCFG F7_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8	
		unused(2:0)		UUTES	UUTUT	UUTCF	G(1:0)	UUTBU S	
Bit	7	6	5	4	3	2	1	0	
	UUTQL(6:0)								

UUTM Upstream UTOPIA Transmit Mode

0 Slave Mode1 Master Mode

UUTQL(6:0) Upstream UTOPIA Transmit Queue Length

Chapter 5.2.2 provides the details.

64 cells maximum

UURBUS Upstream UTOPIA Transmit Bus Width

8-bit bus width16-bit bus width

UUTCFG(1:0) Upstream UTOPIA Transmit Port Configuration

00 4 x 12 ports 01 4 x 12 ports 10 4 x 12 ports



11 Level 1 Mode (4 x 1 port)

UUTUT Upstream UTOPIA Transmit UDF2 Transparent

0 Port number is mapped to UDF2

1 UDF2 not modified at transmit Interface (UDF2

transparency if set together with UTRXCFG.UURUT)

UUTES Upstream UTOPIA Transmit Extended Slave

0 1x4 or 4x12

1 1x31 together with UUTM="0" (slave)



Register 136 DUTTXCFG

Downstream UTOPIA Transmit Configuration Register

CPU Accessibility: Read/Write

Reset Value: 0001_H

Offset Address: DUTTXCFG F8_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8	
		unused(2:0)		DUTES	DUTUT	DUTCF	G(1:0)	DUTBU	
								S	
Bit	7	6	5	4	3	2	1	0	
	DUTQL(6:0)								

DUTM Downstream UTOPIA Transmit Mode

0 Slave Mode1 Master Mode

DUTQL(6:0) Downstream UTOPIA Transmit Queue Length

Chapter 5.1.2 provides the details.

64 cells maximum

DURBUS Downstream UTOPIA Transmit Bus Width

8-bit bus width16-bit bus width

DUTCFG(1:0) Downstream UTOPIA Transmit Port Configuration

00 4 x 12 ports 01 4 x 12 ports 10 4 x 12 ports



11 Level 1 Mode (4 x 1 port)

DUTUT Downstream UTOPIA Transmit UDF2 Transparent

0 Port number is mapped to UDF2

1 UDF2 not modified at transmit Interface (UDF2 transparency if set together with UTRXCFG.DURUT)

DUTES Downstream UTOPIA Transmit Extended Slave

0 1x4 or 4x12

1 1x31 together with UUTM="0" (slave)



Register 137 UUTTXP0

Upstream UTOPIA Transmit Port Register 0

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UUTTXP0 F9_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
				UUTXPEna	able(158)			
Bit	7	6	5	4	3	2	1	0
	UUTTXPEnable(70)							

UUTTXPEnable Upstream UTOPIA Transmit Port Enable

(15:0) Each bit enables or disables the respective UTOPIA port (15..0):

bit = 0 Port disabled. bit = 1 Port enabled.



Register 138 UUTTXP1

Upstream UTOPIA Transmit Port Register 1

CPU Accessibility: Read/Write

Reset Value:

0000_H

Offset Address:

UUTTXP1 FA_H

Typical Usage:

Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
			U	UTTXPEna	able(3124	4)		
D.,	_		_			•		•
Bit	/	б	5	4	3	2	1	U
	UUTTXPEnable(2316)							

UUTTXPEnable

Upstream UTOPIA Transmit Port Enable

(31:16)

Each bit enables or disables the respective UTOPIA port (31..16):

bit = 0 Port disabled. bit = 1 Port enabled.



Register 139 UUTTXP2

Upstream UTOPIA Transmit Port Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: UUTTXP2 FB_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
			U	UTTXPEna	able(474	0)		
Bit	7	6	5	4	3	2	1	0
	UUTTXPEnable(3932)							

UUTTXPEnable Upstream UTOPIA Transmit Port Enable

(47:32) Each bit enables or disables the respective UTOPIA port (47..32):

bit = 0 Port disabled. bit = 1 Port enabled.



Register 140 DUTTXP0

Downstream UTOPIA Transmit Port Register 0

CPU Accessibility: Read/Write

Reset Value:

0000_H

Offset Address:

DUTTXP0 FC_H

Typical Usage:

Written and Read by CPU

Bit	15	14	13	12	11	10	9	8
			С	UTTXPEr	nable(158)		
Bit	7	6	5	4	3	2	1	0
	DUTTXPEnable(70)							

DUTTXPEnable

Downstream UTOPIA Transmit Port Enable

(15:0)

Each bit enables or disables the respective UTOPIA port (15..0):

bit = 0Port disabled. bit = 1Port enabled.



Register 141 DUTTXP1

Downstream UTOPIA Transmit Port Register 1

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: DUTTXP1 FD_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8		
DUTTXPEnable(3124)										
Bit	7	6	5	4	3	2	1	0		
	DUTTXPEnable(2316)									

DUTTXPEnable Downstream UTOPIA Transmit Port Enable

(31:16) Each bit enables or disables the respective UTOPIA port (31..16):

bit = 0 Port disabled.

bit = 1 Port enabled.



Register 142 DUTTXP2

Downstream UTOPIA Transmit Port Register 2

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: DUTTXP2 FE_H

Typical Usage: Written and Read by CPU

Bit	15	14	13	12	11	10	9	8		
Bit	7	6	5	4	3	2	1	0		
Dit	DUTTXPEnable(3932)									

DUTTXPEnable Downstream UTOPIA Transmit Port Enable

(47:32) Each bit enables or disables the respective UTOPIA port (47..32):

bit = 0 Port disabled. bit = 1 Port enabled.



Register Description

7.2.33 Test Registers/Special Mode Registers

Register 143 TEST

TEST Register

CPU Accessibility: Read/Write

Reset Value: 0000_H

Offset Address: TEST FF_H

Typical Usage: Written and Read by CPU for device test purposes

Bit	15	14	13	12	11	10	9	8
			Unuse	d(5:0)			Reserv	ed(7:6)
Bit	7	6	5	4	3	2	1	0
	CLKdel	ay(1:0)			Reserv	red(5:0)		

CLKDelay(1:0)

This bit field adjusts the delay of RAMCLK output with respect to SYSCLK input. "SPI: Serial Peripheral Interface" on Page 177

provides the details.

00 Delay 0
 01 Delay 2
 10 Delay 4
 11 Delay 6



8 Electrical Characteristics

8.1 Absolute Maximum Ratings

Table 8-1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values	Unit
Ambient temperature under biasPXF	T_{A}	-40 to 85	°C
Storage temperature	$T_{ m stg}$	-40 to 125	°C
IC supply voltage with respect to ground	V_{DD}	-0.3 to 3.6	V
Voltage on any pin with respect to ground	V_{S}	-0.4 to $V_{\rm DD}$ + 0.4	٧
ESD robustness ¹⁾ HBM: 1.5 k Ω , 100 pF	$V_{\rm ESD,HBM}$	2000	V

According to MIL-Std 883D, method 3015.7 and ESD Association Standard EOS/ESD-5.1-1993. The RF Pins 20, 21, 26, 29, 32, 33, 34 and 35 are not protected against voltage stress > 300 V (versus V_S or GND). The high frequency performance prohibits the use of adequate protective structures.

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

8.2 Operating Range

Table 8-2 Operating Range

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Ambient temperature under bias	T_{A}	-40	85	°C	
Junction temperature	T_{J}		125	°C	
Supply voltage 3.3V	V_{DD33}	3.0	3.6	٧	
Supply voltage 1.8V	V_{DD18}	1.62	1.98	٧	
Ground	V_{SS}	0	0	٧	
Power dissipation	P		2.5	W	

Note: In the operating range, the functions given in the circuit description are fulfilled.



8.3 DC Characteristics

Table 8-3 DC Characteristics

Parameter	Symbol	L	imit Val	ues	Unit	Notes
		min.	typ.	max		
Input low voltage	V_{IL}	-0.4		0.8	V	
Input high voltage	V_{IH}	2.0		V _{DD} + 0.3	V	LVTTL (3.3 V)
Output low voltage	V_{OL}		0.2	0.4	V	$I_{\rm OL}$ = 5 mA
Output high voltage	V_{OH}	2.4		V_{DD}	V	$I_{\rm OH}$ = $-$ 5 mA all pins except TDO (TDO: $I_{\rm OH}$ = $-$ 3 mA)
Average power supply current	I _{CC} (AV)		330		mA	$\begin{split} V_{\text{DD33}} &= 3.3 \text{ V}, \\ V_{\text{DD18}} &= 1.8 \text{ V}, \\ T_{\text{A}} &= 25 \text{ °C}, \\ \text{SYSCLK} &= \\ 52 \text{ MHz}; \\ \text{URXCLKU} &= \\ \text{UTXCLKU} &= \\ \text{URXCLKD} &= \\ \text{UTXCLKD} &= \\ \text{UTXCLKD} &= \\ 52 \text{ MHz}; \end{split}$
Average power down supply current	I _{CCPD} (AV)			10	mA	$V_{\rm DD}$ = 3.3 V, $T_{\rm A}$ = 25 °C, no output loads, no clocks
Average power dissipation	P (AV)		1	1.3	W	$\begin{split} &V_{\text{DD33}} = 3.3 \text{ V}, \\ &V_{\text{DD18}} = 1.8 \text{ V}, \\ &T_{\text{A}} = 25 \text{ °C}, \\ &\text{SYSCLK} = \\ &52 \text{ MHz}; \\ &\text{URXCLKU} = \\ &\text{UTXCLKU} = \\ &\text{URXCLKD} = \\ &\text{UTXCLKD} = \\ &\text{UTXCLKD} = \\ &52 \text{ MHz}; \end{split}$



Table 8-3 DC Characteristics (cont'd)

Parameter	Symbol	L	imit Va	lues	Unit	Notes
		min. typ.		max		
Input current	I_{IIN}	-1		1	μА	$V_{\mathrm{IN}} = V_{\mathrm{DD33}} \mathrm{or}$ V_{SS}
		4		8	μА	$V_{\rm IN} = V_{\rm DD33}$ for Inputs with internal Pull-Down resistor
		-4		-8	μА	$V_{\rm IN} = V_{\rm SS}$ for Inputs with internal Pull-Up resistor
Input leakage current	I _{IL}			1	μА	$\begin{split} V_{\text{DD33}} &= 3.3 \text{ V,} V \\ \text{DD18} &= 1.8 \text{ V,} \\ \text{GND} &= 0 \text{ V; all} \\ \text{other pins are} \\ \text{floating} \end{split}$
Output leakage current	I_{OZ}			1	μА	$V_{\rm DD33} = 3.3 \ {\rm V,} V$ $_{\rm DD18} = 1.8 \ {\rm V,}$ $_{\rm GND} = 0 \ {\rm V;}$ $_{\rm OUT} = 0 \ {\rm V}$



8.4 AC Characteristics

$$T_{\rm A}$$
 = -40 to 85 °C, $V_{\rm DD33}$ = 3.3 V ± 10%, $V_{\rm DD18}$ = 1.8 V ± 10%, $V_{\rm SS}$ = 0 V All inputs are driven to $V_{\rm IH}$ = 2.4 V for a logical 1 and to $V_{\rm IL}$ = 0.4 V for a logical 0 All outputs are measured at $V_{\rm H}$ = 2.0 V for a logical 1 and at $V_{\rm I}$ = 0.8 V for a logical 0

The AC testing input/output waveforms are shown in Figure 8-1.




Figure 8-1 Input/Output Waveform for AC Measurements



Table 8-4 Clock Frequencies

Parameter	Symbol	Limit Values)	Unit
		min.	max.	
Core clock (internal) ¹⁾	$f_{ m int.coreclock}$	25	60	MHz
ERC core clock (internal)1)		25	60	MHz
External core clock source	SYSCLK	25	60	MHz
UTOPIA clocks at PHY-side	UTRXCLKU	$f_{\rm int.coreclock}/2$	MIN {fint. coreclock, 60 MHz}	MHz
	UTTXCLKD	$f_{ m int.coreclock}/2$	MIN {fint. coreclock, 52 MHz}	MHz
UTOPIA clock at Backplane-side	UTRXCLKD	fint.coreclock/2	MIN {f _{int. coreclock,} 60 MHz}	MHz
	UTTXCLKU	$f_{ m int.coreclock}/2$	MIN {fint. coreclock, 52 MHz}	MHz
SPI Interface clock	SPICLK	derived interr	nally	
QCI Interface clock	QCITXCLK	>0	MIN {f _{int. core clock} , 60 MHz}	MHz
Clock for external RAM	RAMCLK	$f_{ m int.coreclock}$	$f_{ m int.coreclock}$	

For frequencies > 52 MHz, the following restrictions apply: $V_{\rm DD18} = 1.8~{\rm V} \pm 5\%$ and $T_{\rm A} = 0$ to 70 °C



8.4.1 Microprocessor Interface Timing Intel Mode

8.4.1.1 Microprocessor Write Cycle Timing (Intel)




Figure 8-2 Microprocessor Interface Write Cycle Timing (Intel)

Table 8-5 Microprocessor Interface Write Cycle Timing (Intel)

No.	Parameter	L	lues	Unit	
		Min	Тур	Max	
1	MPADR setup time before MPCS low	0			ns
2	MPCS setup time before MPWR low	0			ns
3	MPRDY low delay after MPWR low	0		20	ns
4	MPDAT setup time before MPWR high	5			ns
5	Pulse width MPRDY low	4 SYSCLK cycles		5 SYSCLK cycles	
6	MPRDY high to MPWR high	5			ns
7	MPDAT hold time after MPWR high	5			ns
8	MPCS hold time after MPWR high	5			ns
9	MPADR hold time after MPWR high	5			ns
10	MPCS low to MPRDY low impedance	0			ns
11	MPCS high to MPRDY high impedance			15	ns



8.4.1.2 Microprocessor Read Cycle Timing (Intel)




Figure 8-3 Microprocessor Interface Read Cycle Timing (Intel)

Table 8-6 Microprocessor Interface Read Cycle Timing (Intel)

No.	Parameter	L	Unit		
		Min	Тур	Max	
20	MPADR setup time before MPCS low	0			ns
21	MPCS setup time before MPRD low	0			ns
22	MPRDY low delay after MPRD low	0		20	ns
23	Pulse width MPRDY low	4 SYSCLK cycles		5 SYSCLK cycles	
24	MPDAT valid before MPRDY high	5			ns
25	MPRDY high to MPRD high	5			ns
26	MPDAT hold time after MPRD high	2			ns
27	MPCS hold time after MPRD high	5			ns
28	MPADR hold time after MPRD high	5			ns
29	MPRD low to MPDAT low impedance	0		15	ns
30	MPRD high to MPDAT high impedance	0		17	ns
31	MPCS low to MPRDY low impedance	0			ns
32	MPCS high to MPRDY high impedance			15	ns



8.4.2 Microprocessor Interface Timing Motorola Mode

8.4.2.1 Microprocessor Write Cycle Timing (Motorola)




Figure 8-4 Microprocessor Interface Write Cycle Timing (Motorola)

Table 8-7 Microprocessor Interface Write Cycle Timing (Motorola)

No.	Parameter	L	Limit Values			
		Min	Тур	Max		
40	MPADR setup time before MPCS low	0			ns	
41	MPCS setup time before DS low	0			ns	
42	RDY low delay after DS low	0		20	ns	
43	MPDAT setup time before DS high	5			ns	
44	Pulse width RDY low	4 SYSCLK cycles		5 SYSCLK cycles		
45	RDY high to DS high	5			ns	
46	MPDAT hold time after DS high	5			ns	
47	MPCS hold time after DS high	5			ns	
48	MPADR hold time after DS high	5			ns	
51	R/W setup time before DS low	10			ns	
52	R/W hold time after DS high	0			ns	



Table 8-7 Microprocessor Interface Write Cycle Timing (Motorola) (cont'd)

No.	Parameter	L	s	Unit	
		Min	Тур	Max	
53	MPCS low to RDY low impedance	0			ns
54	MPCS high to RDY high impedance			15	ns

8.4.2.2 Microprocessor Read Cycle Timing (Motorola)




Figure 8-5 Microprocessor Interface Read Cycle Timing (Motorola)

Table 8-8 Microprocessor Interface Read Cycle Timing (Motorola)

No.	Parameter	L	Limit Values			
		Min	Тур	Max		
60	MPADR setup time before MPCS low	0			ns	
61	MPCS setup time before DS low	0			ns	
62	RDY low delay after DS low	0		20	ns	
63	Pulse width RDY low	4 SYSCLK cycles		5 SYSCLK cycles		
64	MPDAT valid before RDY high	5			ns	
65	RDY high to DS high	5			ns	



Table 8-8 Microprocessor Interface Read Cycle Timing (Motorola) (cont'd)

No.	Parameter		Limit Values			
		Min	Тур	Max		
66	MPDAT hold time after DS high	2			ns	
67	MPCS hold time after DS high	5			ns	
68	MPADR hold time after DS high	5			ns	
69	DS low to MPDAT low impedance	0		15	ns	
70	DS high to MPDAT high impedance	0		17	ns	
71	R/W setup time before DS low	10			ns	
72	R/W hold time after DS high	0			ns	
73	MPCS low to RDY low impedance	0			ns	
74	MPCS high to RDY high impedance			15	ns	



8.4.3 UTOPIA Interface

The AC characteristics of the UTOPIA Interface fulfill the standard of [3] and [4]. Setup and hold times of the 50 MHz UTOPIA Specification are valid. According to the UTOPIA Specification, the AC characteristics are based on the timing specification for the receiver side of a signal. The setup and the hold times are defined with regards to a positive clock edge, see **Figure 8-6**.

Taking into account the actual clock frequency (up to the maximum frequency), the corresponding (min. and max.) transmit side "clock to output" propagation delay specifications can be derived. The timing references (tT5 to tT12) are according to the data found in Table 8-9 through Table 8-12.

Note: The UTOPIA Receive Interface backplane-side is optimized for operation up to 60 MHz UTOPIA clock frequency to achieve a speed-up factor of 1.25 in bandwidth accepted from the backplane (respective values provided in brackets).




Figure 8-6 Setup and Hold Time Definition (Single- and Multi-PHY)

Figure 8-7 shows the tristate timing for the multi-PHY application (multiple PHY devices, multiple output signals are multiplexed together).




Figure 8-7 Tristate Timing (Multi-PHY, Multiple Devices Only)



In the following tables, A⇒P (column DIR, Direction) defines a signal from the ATM Layer (transmitter, driver) to the PHY Layer (receiver), A⇔P defines a signal from the PHY Layer (transmitter, driver) to the ATM Layer (receiver).

Both UTOPIA Interfaces (PHY-side and Backplane-side) can be configured in either Slave or Master Mode. If configured in Master Mode, the interface is considered to be the ATM Layer device (A) and if configured in Slave Mode, the interface is considered to be the PHY Layer device (P) respectively.

All timings also apply to UTOPIA Level 1 8-bit data bus operation.

Table 8-9 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY)

No.	Signal Name	DIR	Description	Limit	Values	Unit
				Min	Max	
80	UTXCLKD,	A>P	TxClk frequency (nominal)	0	52	MHz
81	UTXCLKU	TXCLKU TxClk duty cycle	TxClk duty cycle	40	60	%
82			TxClk peak-to-peak jitter	-	5	%
83			TxClk rise/fall time	-	2	ns
84	UTXDATD,	A>P	Input setup to TxClk	4	-	ns
85	UTXDATU, UTXPRTYD, UTXPRTYU, UTXSOCD, UTXSOCU, UTXENBD, UTXENBU		Input hold from TxClk	1	-	ns
86	UTXCLAVD,	A <p< td=""><td>Input setup to TxClk</td><td>4</td><td>-</td><td>ns</td></p<>	Input setup to TxClk	4	-	ns
87	UTXCLAVU		Input hold from TxClk	1	-	ns

Table 8-10 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY)

No.	Signal Name	gnal Name DIR Description	Description	Lim	Limit Values	
				Min	Max	
80	URXCLKD, URXCLKU	A>P	RxClk frequency (nominal) URXCLKD: URXCLKU:	0	60 52	MHz
81	-		RxClk duty cycle	40	60	%
82	1		RxClk peak-to-peak jitter	-	5	%
83	1		RxClk rise/fall time	-	2	ns



Table 8-10 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY)

No.	Signal Name	DIR	Description	Lim	it Values	Unit
				Min	Max	
84	URXENBD,	A>P	Input setup to RxClk	4	-	ns
85	URXENBU		Input hold from RxClk	1	-	ns
86	URXDATD,	A <p< td=""><td>Input setup to RxClk</td><td>4</td><td>-</td><td>ns</td></p<>	Input setup to RxClk	4	-	ns
87	URXDATU, URXPRTYD, URXPRTYU, URXSOCD, URXSOCU, URXCLAVD, URXCLAVU		Input hold from RxClk	1	-	ns

Table 8-11 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

No.	Signal Name	DIR	Description	Lim	it Values	Unit
				Min	Max	
80	UTXCLKD,	A>P	TxClk frequency (nominal)	0	52	MHz
81	UTXCLKU		TxClk duty cycle	40	60	%
82			TxClk peak-to-peak jitter	-	5	%
83			TxClk rise/fall time	-	2	ns
84	UTXDATD,	A>P	Input setup to TxClk	4	-	ns
85	UTXDATU, UTXPRTYD, UTXPRTYU, UTXSOCD, UTXSOCU, UTXENBD, UTXENBU, UTXADRD, UTXADRU		Input hold from TxClk	1	-	ns



Table 8-11 Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

No.	Signal Name	DIR	Description	Limit	Values	Unit
				Min	Max	
86	UTXCLAVD,	A <p< td=""><td>Input setup to TxClk</td><td>4</td><td>-</td><td>ns</td></p<>	Input setup to TxClk	4	-	ns
87	UTXCLAVU		Input hold from TxClk	1	-	ns
88			Signal going low impedance to TxCLK	4	-	ns
89			Signal going high impedance to TxCLK	0	-	ns
90			Signal going low impedance from TxCLK	1	-	ns
91			Signal going high impedance from TxCLK	1	-	ns

Table 8-12 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

No.	Signal Name	ignal Name DIR Description	Description	Limit Values		Unit
				Min	Max	
80	URXCLKD, URXCLKU	A>P	RxClk frequency (nominal) URXCLKD: URXCLKU:	0	60 52	MHz
81			RxClk duty cycle	40	60	%
82			RxClk peak-to-peak jitter	-	5	%
83			RxClk rise/fall time	-	2	ns
84	URXENBD,	A>P	Input setup to RxClk	4	-	ns
85	URXENBU, URXADRD, URXADRU		Input hold from RxClk	1	-	ns



Table 8-12 Receive Timing (16-Bit Data Bus, 50 MHz Cell Mode, Multi-PHY)

No.	Signal Name	DIR	Description	Limit	Values	Unit
				Min	Max	
86	URXDATD,	A <p< td=""><td>Input setup to RxClk</td><td>4</td><td>-</td><td>ns</td></p<>	Input setup to RxClk	4	-	ns
87	URXDATU, URXPRTYD.		Input hold from RxClk	1	-	ns
88	URXPRTYU, URXSOCD.		Signal going low impedance to RxCLK	4	-	ns
89	URXSOCU, URXCLAVD,		Signal going high impedance to RxCLK	0	-	ns
90	URXCLAVU	VU	Signal going low impedance from RxCLK	1	-	ns
91			Signal going high impedance from RxCLK	1	-	ns

Note: The setup and hold times for receive Interfaces deviate for non-standard 60 MHz operation. Timings are provided on request.



8.4.4 CPR SSRAM Interface

Timing of the Synchronous Static RAM Interfaces is simplified as all signals are referenced to the rising edge of RAMCLK. In **Figure 8-8**, it can be seen that all signals output by the ABM-P have identical delay times with reference to the clock. When reading from the RAM, the ABM-P samples the data within a window at the rising clock edge.




Figure 8-8 SSRAM Interface Generic Timing Diagram

Table 8-13 SSRAM Interface AC Timing Characteristics

No.	Parameter		Unit		
		Min	Тур	Max	
100	T _{RAMCLK} : Period RAMCLK	16.7			ns
100A	F_{RAMCLK} : Frequency RAMCLK			60	MHz
101	Setup time CPRADSC, CPRADR(18:0), CPRGW, CPROE before RAMCLK rising	2.5			ns
102	Hold time CPRADSC, CPRADR(18:0), CPRGW, CPROE after RAMCLK rising	1.5			ns
103	Delay CPRDAT Output after RAMCLK rising	2.5		11	ns
104	Setup time CPRDAT Input before CLK rising (Read cycles)	2.5			ns
105	Hold time CPRDAT Input after CLK rising (Read cycles)	1.5			ns



8.4.5 CSR SDRAM Interface(s)

Timing of the Synchronous Dynamic RAM (SDRAM) Interface is simplified as all signals are referenced to the rising edge of RAMCLK. In **Figure 8-9**, it can be seen that all signals output by the ABM-P have identical delay times with reference to the clock. When reading from RAM, the ABM-P samples the data within a window at the rising clock edge.




Figure 8-9 Generic SDRAM Interface Timing Diagram

Table 8-14 SDRAM Interface AC Timing Characteristics

No.	Parameter		Limit Values			
		Min	Тур	Max		
110	T _{RAMCLK} : Period RAMCLK	16.7			ns	
110A	F_{RAMCLK} : Frequency RAMCLK			60	MHz	
111	Setup time CSRADRi(13:0), CSRCSi, CSRRASi, CSRCASi, CSRWEi, CSRBAi0, CSRBAi1 before RAMCLK rising	2.5			ns	
112	Hold time CSRADRi(13:0), CSRCSi, CSRRASi, CSRCASi, CSRWEi, CSRBAi0, CSRBAi1 after RAMCLK rising	1.5			ns	
113	Delay CSRDATi Output after RAMCLK rising	3		6.5	ns	
114	Setup time CSRDATi Input before RAMCLK rising (Read cycles)	2.5			ns	
115	Hold time CSRDATi Input after RAMCLK rising (Read cycles)	1.5			ns	



8.4.6 Reset Timing




Figure 8-10 Reset Timing

Table 8-15 Reset Timing

No.	Parameter	Limit '	Unit	
		min.	max.	
150	RESET pulse width	120		ns
151	Number of SYSCLK cycles during RESET active	2		SYSCLK cycles

Note: RESET may be asynchronous to CLK when asserted or deasserted. RESET may be asserted during power-up or asserted after power-up. Nevertheless, deassertion must be at a clean, bounce-free edge.



8.4.7 Boundary-Scan Test Interface




Figure 8-11 Boundary-Scan Test Interface Timing Diagram

Table 8-16 Boundary-Scan Test Interface AC Timing Characteristics

No.	Parameter		Limit Values			
		Min	Тур	Max		
160	T_{TCK} : Period TCK	100			ns	
160A	F_{TCK} : Frequency TCK			10	MHz	
161	TCK high time	40			ns	
162	TCK low time	40			ns	
163	Setup time TMS before TCK rising	10			ns	
164	Hold time TMS after TCK rising	10			ns	
165	Setup time TDI before TCK rising	10			ns	
166	Hold time TDI after TCK rising	10			ns	
167	Delay TCK falling to TDO valid			30	ns	
167A	Delay TCK falling to TDO high impedance			30	ns	
168	Pulse width TRST low	200			ns	



8.4.8 SPI Interface




Figure 8-12 SPI Interface Timing Diagram

Table 8-17 SPI Interface AC Timing Characteristics

No.	Parameter		Limit Values				
		Min	Тур	Max			
200	SPICS low to SPICLK delay	500			ns		
201	SPICLK to SPICS delay	500			ns		
202	SPICLK high time	500			ns		
203	SPICLK low time	500			ns		
204	SPICS low to SPISO delay			100	ns		
205	SPICLK to SPISO delay			100	ns		
206	SPISI to SPICLK setup time	100			ns		
207	SPISI to SPICLK hold time	100			ns		



8.4.9 Queue Congestion Interface (QCI)




Figure 8-13 QCI Interface Timing Diagram

Table 8-18 QCI Interface AC Timing Characteristics

No.	Parameter	Limit Values			Unit
		Min	Тур	Max	
250	$T_{\sf QCICLK}$: Period QCICLK	15.15			ns
250A	$F_{\sf QCICLK}$: Frequency QCICLK			60	MHz
251	QCICLK low time	7			ns
252	QCICLK high time	7			ns
253	Setup time QCITXFRAME before QCICLK rising	4			ns
254	Hold time QCITXFRAME after QCICLK rising	4			ns
255	Setup time QCITXDAT before QCICLK rising	4			ns
256	Hold time QCITXDAT after QCICLK rising	3			ns



8.5 Capacitances

Table 8-19 Capacitances

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input Capacitance	C_{IN}	2.5	5	pF
Output Capacitance	C_{OUT}	2	5	pF
Load Capacitance at: UTOPIA Outputs MPDAT(15:0), MPRDY other outputs	$C_{FO1} \ C_{FO2} \ C_{FO3}$		40 50 20	pF pF pF

8.6 Package Characteristics

Table 8-20 Thermal Package Characteristics

Parameter	Symbol	Value	Unit	
Thermal Package Resistar				
Airflow	Ambient Temperature			
No airflow	T _A =25°C	R _{JA(0,25)}	21,1	°C/W
Airflow 200 lfpm = 1 m/s	T _A =25°C	R _{JA(0,25)}	17,7	°C/W
Airflow 500 lfpm = 2.5 m/s	T _A =25°C	R _{JA(0,25)}	16,3	°C/W



Test Mode

9 Test Mode

A Test Access Port (TAP) is implemented in the ABM-P. The essential part of the TAP is a finite state machine (16 states) controlling the different operational modes of the boundary scan. Both the TAP controller and boundary scan meet the requirements given by the JTAG standard: IEEE 1149.1. **Figure 9-1** gives an overview about the TAP controller.




Figure 9-1 Block Diagram of Test Access Port and Boundary Scan Unit

If no boundary scan operation is planned, \overline{TRST} must be connected with V_{SS} . TMS and TDI do not need to be connected since pull-up transistors ensure high input levels in this case. Nevertheless, it is good practice to set the unused inputs to defined levels.

In this case, if the JTAG is not used:

TMS = TCK = '1' is recommended.

Test handling (boundary scan operation) is performed via the pins TCK (Test Clock), TMS (Test Mode Select), TDI (Test Data Input), and TDO (Test Data Output) when the TAP controller is not in its reset state; i.e., $\overline{\text{TRST}}$ is connected to V_{DD3} or it remains unconnected due to its internal pull up. Test data at TDI are loaded with a clock signal connected to TCK. '1' or '0' on TMS causes a transition from one controller state to another; constant '1' on TMS leads to normal operation of the chip.

An Input pin (I) uses one boundary scan cell (data in); an Output pin (O) uses two cells (data out, enable); and an I/O-pin (I/O) uses three cells (data in, data out, enable). Note that most functional output and input pins of the ABM-P are tested as I/O pins in boundary scan, thus using three cells. The boundary scan unit of the ABM-P contains a



Test Mode

total of n = 572 scan cells. The desired test mode is selected by serially loading a 4-bit instruction code into the instruction register via TDI (LSB first).

EXTEST is used to examine the interconnection of the devices on the board. In this test mode, at first all input pins capture the current level on the corresponding external interconnection line, whereas all output pins are held at constant values ('0' or '1'). Then, the contents of the boundary scan are shifted to TDO. At the same time the next scan vector is loaded from TDI. Subsequently all output pins are updated according to the new boundary scan contents and all input pins again capture the current external level afterwards, and so on.

INTEST supports internal testing of the chip; i.e., the output pins capture the current level on the corresponding internal line whereas all input pins are held on constant values ('0' or '1'). The resulting boundary scan vector is shifted to TDO. The next test vector is serially loaded via TDI. Then, all input pins are updated for the following test cycle.

SAMPLE/PRELOAD is a test mode which provides a snapshot of pin levels during normal operation.

IDCODE: A 32-bit identification register is serially read out via TDO. It contains the version number (4 bits), the device code (16 bits) and the manufacturer code (11 bits). The LSB is fixed to '1'.

Standard Mode

The ID code field is set to:

Version : 1_H
Part Number : 07F0_H

Manufacturer : 083 (including LSB, which is fixed to '1')

Alternate Mode

The ID code field is set to

 $\begin{array}{lll} \text{Version} & : 1_{\text{H}} \\ \text{Part Number} & : 07\text{F0}_{\text{H}} \end{array}$

Manufacturer : 083_H (including LSB, which is fixed to '1')

Note: Since in test logic reset state the code '0011' is automatically loaded into the instruction register, the ID code can easily be read out in shift DR state.

BYPASS: A bit entering TDI is shifted to TDO after one TCK clock cycle.


CLAMP allows the state of signals driven from component pins to be determined from the boundary-scan register while the bypass register is selected as the serial path between TDI and TDO. Signals driven from the ABM-P will not change while the CLAMP instruction is selected.

HIGHZ places all of the system outputs in an inactive drive state.



Package Outlines

10 Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm



Glossary

11 Glossary

AAL ATM Adaptation Layer

ABM ATM Buffer Manager device, PXB 4330E

ABM-P ATM Buffer Manager device, PXF 4336

ABR Available Bit Rate

ALP ATM Layer Processor device, PXB 4350 E

AOP ATM OAM Processor device, PXB 4340 E

ATM Asynchronous Transfer Mode

BIST Built-In Self Test

CAC Connection Acceptance Control

CAME Content Addressable Memory Element device, PXB 4360 E

CBR Constant Bit Rate
CDV Cell Delay Variation

CI/NI Congestion Indication/No Increase

(ABR connections: 2 Bits of a RM cell)

CLP Cell Loss Priority of standardized ATM cell

CRC Cyclic Redundancy Check

DBA Dynamic Bandwidth Allocation

DSLAM Digital Subscriber Line Access Multiplexer

dword double word (32 bits)

EFCI Explicit Forward Congestion Indication

(ABR connections: Header-Bit of a data cell)

EPD Early Packet Discard

ER Explicit Rate (ABR)

FIFO First-In-First-Out buffer

GFR Guaranteed Frame Rate

I/O Input/Output

ITU-T International Telecommunications Union—Telecommunications

standardization sector

LCI Local Connection Identifier

LIC Line Interface Card or Line Interface Circuit

LIFO Last-In-First-Out buffer





Glossary

LSB Least Significant Bit
MBS Maximum Burst Size
MCR Minimum Cell Rate
MSB Most Significant Bit

OAM Operation And Maintenance

PCR Peak Cell Rate

PHY PHYsical Line Port
PPD Partial Packet Discard

PTI Payload Type Indication field of standardized ATM cell

QID Queue IDentifier
QoS Quality of Service

RAM Random Access Memory

RM Resource Management Cell (ABR connections)

RSC Reactive Switch Control (ABR)

SCR Sustainable Cell Rate

SDRAM Synchronous Dynamic Random Access Memory

SID Scheduler IDentifier

SSRAM Synchronous Static Random Access Memory

TM Traffic Management
UBR Unspecified Bit Rate

UTOPIA Universal Test and OPeration Interface for ATM

VBR-nrt Variable Bit Rate - non real time
VBR-rt Variable Bit Rate - real time

VC- Virtual Channel specific
VCC Virtual Channel Connection

VCI Virtual Channel Identifier of standardized ATM cell

VP- Virtual Path specific
VPC Virtual Path Connection

VPI Virtual Path Identifier of standardized ATM cell

VS/VD Virtual Source / Virtual Destination (ABR)

WFQ Weighted Fair Queueing

word 16 bits

Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results. Better operating results and business excellence mean less

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com