

X84041

MPS[™] E²PROM

Micro Port Saver E²PROM


FEATURES

4K

- Direct Interface to Micros
 - -Eliminates I/O port requirements
 - -No interface glue logic required
 - $-\!\!-\!\!Eliminates\,need\,for\,parallel\,to\,serial\,converters$
- 3.3Mbps data transfer rate
- Low Power CMOS
 - -2.7V to 5.5V Operation
 - -Standby Current Less than 50µA
 - —Active Current Less than 1mA
- 45ns Read Access Time
- 8-Byte Page Write Mode
- Typical Nonvolatile Write Cycle Time: 5ms
- High Reliability

 100,000 Endurance Cycles
 Guaranteed Data Retention: 100 Years
- B-Lead PDIP, 8-Lead SOIC, and
- 14-Lead TSSOP Packages

PIN CONFIGURATION




TSSOP CE D 1 14 $\Box v_{cc}$ 2 13 1/0 E NC 🗆 3 12 4 X84041 11 NC C 🗆 NC NC C 5 10 6 WP L 9 V_{SS} L 7 8

2704 ILL F02a.1

DESCRIPTION

The X84041 Micro Port Saver is a 4096-bit CMOS E^2 PROM designed for a direct interface to port limited microcontroller or I/O limited microprocessor designs. The X84041 provides all of the benefits of serial memories, such as low cost, low power, low voltage operation, and small package size, while featuring higher data transfer rates and reduced interface code requirements—without the need for a dedicated serial bus. The X84041 is organized as a 512 x 8, but is also suitable in 16-bit or 32-bit environments, due to the bit serial nature of the interface.

The X84041 directly connects to the processor bus and communicates over a single data line using a sequence of standard bus read and write operations. This eliminates the need for dedicated port pins, parallel to serial converters, complicated ASIC implementations, or other glue logic, lowering system cost.



PIN NAMES

I/O	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
WP	Write Protect Input
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	No Connect

2704 PGM T01

A Write Protect (\overline{WP}) pin provides hardware protection against inadvertent writes to the memory.

Xicor E^2 PROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

PIN DESCRIPTIONS

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/ write operations. When \overline{CE} is HIGH, the chip is deselected, the I/O pin is in the high impedance state, and unless a nonvolatile write operation is underway, the X84041 is in the standby power mode.

Output Enable (OE)

The Output Enable input must be LOW to enable the output buffer and to read data from the X84041 on the I/O line.

Write Enable (WE)

The Write Enable input must be LOW to write either data or command sequences to the X84041.

Data In/Data Out (I/O)

Data and command sequences are serially written to or serially read from the X84041 through the I/O pin.

Write Protect (WP)

When the Write Protect input is LOW, nonvolatile writes to the X84041 are disabled. When \overline{WP} is HIGH, all functions, including nonvolatile writes, operate normally. If a nonvolatile write cycle is in progress, \overline{WP} going LOW will have no effect on the cycle already underway, but will inhibit any additional nonvolatile write cycles.

DEVICE OPERATION

The X84041 is a serial 512 x 8 bit E²PROM designed to interface directly with most microprocessor buses. Standard \overline{CE} , \overline{OE} , and \overline{WE} signals control the read and write operations, and a single I/O line is used to send and receive data and commands serially.

Data Timing

Data input on the I/O line is latched on the rising edge of either \overline{WE} or \overline{CE} , whichever occurs first. Data output on the I/O line is active whenever both \overline{OE} and \overline{CE} are LOW. Care should be taken to ensure that \overline{WE} and \overline{OE} are never both LOW while \overline{CE} is LOW.

Read Sequence

A read sequence consists of sending a 16-bit address followed by the reading of data serially. The address is written by issuing 16 separate write cycles (WE and \overline{CE} LOW, \overline{OE} HIGH) to the part without a read cycle between the write cycles. The address is sent serially, most significant bit first, over the I/O line. Note that this sequence is fully static, with no special timing restrictions, and the processor is free to perform other tasks on the bus whenever the X84041 \overline{CE} pin is HIGH. Once the 16 address bits are sent, a byte of data can be read on the I/O line by issuing 8 separate read cycles (\overline{OE} and \overline{CE} LOW, \overline{WE} HIGH). At this point, issuing a reset sequence will terminate the read sequence, otherwise the X84041 will await further reads in the sequential read mode.


Sequential Read

The byte address is automatically incremented to the next higher address after each byte of data is read. The data stored in the memory at the next address can be read sequentially by continuing to issue read cycles. When the highest address is reached (\$1FF), the address counter rolls over to address \$000 and reading may be continued indefinitely.

Reset Sequence

The reset sequence resets the X84041 and sets an internal write enable latch. A reset sequence can be sent at any time by performing a read/write "0"/read sequence (see Figs. 1 and 2). This sequence breaks the multiple read or write cycle sequences that are normally used when reading from or writing to the part. This sequence can be used at any time to interrupt or end a sequential read or page load. As soon as the write "0" cycle is complete, the part is reset (unless a nonvolatile write cycle is in progress). The second read cycle in this sequence, and any further read cycles, will read a HIGH on the I/O pin until a valid read sequence is issued. The reset sequence must be issued at the beginning of both read and write sequences to be sure the X84041 initiates these operations properly.

Figure 1. Read Sequence




Write Sequence

A nonvolatile write sequence consists of sending a reset sequence, a 16-bit address (the first 7 of which are don't cares), up to 8 bytes of data, and then a special "start nonvolatile write cycle" command sequence. The reset sequence is issued first (as described in the Reset Sequence section) to set the internal write enable latch. The address is written serially by issuing 16 separate write cycles (WE and CE LOW, OE HIGH) to the part without any read cycles between the writes. The address is sent serially, most significant bit first, on the I/O pin. Up to eight bytes of data are written by issuing either 8, 16, 24, 32, 40, 48, 56, or 64 separate write cycles. Again, no read cycles are allowed between writes. The nonvolatile write cycle is initiated by issuing a special read/write "1"/read sequence. The first read cycle ends the page load, then the write "1" followed by a read starts the nonvolatile write cycle. The X84041 recognizes 8byte pages beginning at addresses XXXXXX000. When sending data to the part, attempts to exceed the upper address of the page will result in the address counter "wrapping-around" to the first address on the page, where data loading can continue. For this reason, sending more than 64 consecutive data bits will result in overwriting previous data. A nonvolatile write cycle will not start if a partial or incomplete write sequence is issued. The internal write enable latch is reset when the nonvolatile write cycle is completed to prevent inadvertent writes. Note that this sequence is fully static, with no special timing restrictions. The processor is free to perform other tasks on the bus whenever the chip enable pin (\overline{CE}) is HIGH.

Nonvolatile Write Status

The status of a nonvolatile write cycle can be determined at any time by simply reading the state of the I/O pin on the X84041. This pin is read when \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH. During a nonvolatile write cycle the I/ O pin is LOW. When the nonvolatile write cycle is complete, the I/O pin goes HIGH. A reset sequence can also be issued during a nonvolatile write cycle with the same result: I/O is LOW as long as a nonvolatile write cycle is in progress, and I/O is HIGH when the nonvolatile write cycle is done.

Figure 2. Write Sequence



Write Protection

The following circuitry has been included to prevent inadvertent nonvolatile writes:

- The internal Write Enable latch is reset upon power-up.
- A reset sequence must be issued to set the internal write enable latch before starting a write sequence.
- A special "start nonvolatile write" command sequence is required to start a nonvolatile write cycle.
- The internal Write Enable latch is reset automatically at the end of a nonvolatile write cycle.
- The internal Write Enable latch is reset and remains reset as long as the $\overline{\text{WP}}$ pin is LOW, which blocks all nonvolatile write cycles.

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias–65°C to +135°C
Storage Temperature65°C to +150°C
Terminal Voltage with
Respect to V _{SS} 1V to +7V
DC Output Current

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	_40°C	+85°C

2704 PGM T02.2

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X84041	5V ±10%
X84041 – 3	3V ±10%
X84041 – 2.7 [†]	2.7V to 5.5V
	2704 PCM T03 2

† Contact factory for availability.

2704 PGM T03.2

D.C. OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$)

(Over the recommended operating conditions, unless otherwise specified.)

		Limits			
Symbol	Parameter	Min. Max.		Units	Test Conditions
I _{CC1}	V _{CC} Supply Current (Read)		1	mA	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ I/O = Open, \overline{CE} clocking @ 2MHz
I _{CC2}	V _{CC} Supply Current (Write)		3	mA	I _{CC} During Nonvolatile Write Cycle All Inputs at CMOS Levels
I _{SB}	V _{CC} Standby Current		50	μA	$\overline{CE} = V_{CC}$, Other Inputs = V _{CC} or V _{SS} V _{CC} = 5V ±10%
ILI	Input Leakage Current		10	μA	$V_{IN} = V_{SS}$ to V_{CC}
ILO	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to V_{CC}
V _{IL} (1)	Input LOW Voltage	-1	V _{CC} x 0.3	V	
V _{IH} (1)	Input HIGH Voltage	V _{CC} x 0.7	V _{CC} + 0.5	V	
V _{OL}	Output LOW Voltage		0.4	V	$I_{OL} = 2.1 \text{mA}, V_{CC} = 5 \text{V} \pm 10\%$
V _{OH}	Output HIGH Voltage	V _{CC} – 0.8		V	$I_{OH} = -1$ mA, $V_{CC} = 5V \pm 10\%$

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

2704 PGM T04.3

D.C. OPERATING CHARACTERISTICS ($V_{CC} = 3V \pm 10\%$) (Over the recommended operating conditions, unless otherwise specified.)

		Limits			
Symbol	Parameter	Min. Max.		Units	Test Conditions
I _{CC1}	V _{CC} Supply Current (Read)		250	μΑ	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ I/O = Open, \overline{CE} clocking @ 2MHz
I _{CC2}	V _{CC} Supply Current (Write)		1	mA	I _{CC} During Nonvolatile Write Cycle All Inputs at CMOS Levels
I _{SB1}	V _{CC} Standby Current		10	μA	$\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS} $V_{CC} = 3V \pm 10\%$
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
ILO	Output Leakage Current		10	μA	$V_{OUT} = V_{SS}$ to V_{CC}
V _{IL} (1)	Input LOW Voltage	-1	V _{CC} x 0.3	V	
V _{IH} (1)	Input HIGH Voltage	V _{CC} x 0.7	V _{CC} + 0.5	V	
V _{OL}	Output LOW Voltage		0.4	V	I _{OL} = 1mA, V _{CC} = 3V ±10%
V _{OH}	Output HIGH Voltage	V _{CC} – 0.4		V	$I_{OH} = -400 \mu A, V_{CC} = 3V \pm 10\%$

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

2704 PGM T05.2

$T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$ CAPACITANCE

Symbol	Parameter	Max.	Units	Test Conditions
C _{I/O} (2)	Input/Output Capacitance	8	pF	$V_{I/O} = 0V$
C _{IN} ⁽²⁾	Input Capacitance	6	pF	$V_{IN} = 0V$

Notes: (2) Periodically sampled, but not 100% tested.

POWER-UP TIMING

Symbol	Parameter	Max.	Units
t _{PUR} (3)	Power-up to Read Operation	2	ms
t _{PUW} (3)	Power-up to Write Operation	5	ms

Notes: (3) Time delays required from the time the V_{CC} is stable until the specific operation can be initiated. Periodically sampled, but not 100% tested.

2704 PGM T07


2704 PGM T06.2

A.C. CONDITIONS OF TEST

V_{CC} x 0.1 to V_{CC} x 0.9
5ns
V _{CC} x 0.5

2704 PGM T08.1

EQUIVALENT A.C. LOAD CIRCUITS



A.C. CHARACTERISTICS

(Over the recommended operating conditions, unless otherwise specified.)


		V _{CC} = 5V ±10%		V _{CC} = 3V ±10%		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	300		300		ns
t _{CE}	CE Access Time		45		65	ns
t _{OE}	OE Access Time		45		65	ns
t _{LOW}	CE LOW Time	70		70		ns
t _{HIGH}	CE HIGH Time	70		70		ns
$t_{LZ}^{(4)}$	CE LOW to Output In Low Z	0		0		ns
t _{HZ} (4)	CE HIGH to Output In High Z	0	30	0	35	ns
t _{OLZ} (4)	OE LOW to Output In Low Z	0		0		ns
t _{OHZ} ⁽⁴⁾	OE HIGH to Output In High Z	0	30	0	35	ns
t _{OH}	Output Hold from CE or OE HIGH	0		0		ns
t _{WES}	WE HIGH Setup Time	25		25		ns
t _{WEH}	WE HIGH Hold Time	25		25		ns

Read Cvcle Limits – X84041

Notes: (4) Periodically sampled, but not 100% tested. t_{HZ} and t_{OHZ} are measured from the point where \overline{CE} or \overline{OE} goes HIGH (whichever occurs first) to the time when I/O is no longer being driven into a 5pF load.

X84041

Read Cycle



Write Cycle Limits – X84041

		V _{CC} = 5V ±10% V _{CC} = 3V ±10%	V _{CC} = 5V ±10% V _{CC} = 3V ±10		V ±10%	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _{NVWC} ⁽⁵⁾	Nonvolatile Write Cycle Time		10		10	ms
t _{WC}	Write Cycle Time	300		300		ns
t _{WP}	WE Pulse Width	30		30		ns
t _{WPH}	WE HIGH Recovery Time	200		200		ns
t _{CS}	Write Setup Time	0		0		ns
t _{CH}	Write Hold Time	0		0		ns
t _{CP}	CE Pulse Width	30		30		ns
t _{CPH}	CE HIGH Recovery Time	200		200		ns
t _{OES}	OE HIGH Setup Time	50		50		ns
t _{OEH}	OE HIGH Hold Time	50		50		ns
t _{DS} (6)	Data Setup Time	30		30		ns
t _{DH} (6)	Data Hold Time	5		5		ns
t _{WPCS} ⁽⁷⁾	WP HIGH Before CE	500		500		ns
t _{WPCH} (7)	WP HIGH After CE	500		500		ns
t _{WPWS} (7)	WP HIGH Before WE	500		500		ns
t _{WPWH} (7)	WP HIGH After WE	500		500		ns


Notes: (5) t_{NVWC} is the time from the falling edge of \overline{OE} or \overline{CE} (whichever occurs last) of the second read cycle in the (c) "NWW is an analysis of a sequence until the self-timed, internal nonvolatile write cycle is completed.
(6) Data is latched into the X84041 on the rising edge of CE or WE, whichever occurs first.

(7) Periodically sampled, but not 100% tested.


2704 PGM T10.3

X84041


CE Controlled Write Cycle



WE Controlled Write Cycle



PACKAGING INFORMATION




8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F01

PACKAGING INFORMATION




8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F22.1

PACKAGING INFORMATION




14-LEAD PLASTIC, TSSOP PACKAGE TYPE V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F32

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.