
- Distributes One Differential Clock Input to One LVPECL Differential Clock Output and One LVCMOS Single-Ended Output
- Programmable Output Divider for Both LVPECL and LVCMOS Outputs
- 1.6-ns Output Skew Between LVCMOS and LVPECL Transitions Minimizing Noise
- 3.3-V Power Supply (2.5-V Functional)
- Signaling Rate Up to 800-MHz LVPECL and 200-MHz LVCMOS
- Differential Input Stage for Wide Common-Mode Range Also Provides VBB Bias Voltage Output for Single-Ended Input Signals
- Receiver Input Threshold ±75 mV
- 16-Pin QFN Package (3 mm x 3 mm)



description

The CDCM1802 clock driver distributes one pair of differential clock input to one LVPECL differential clock output pair Y0 and $\overline{Y0}$ and one single-ended LVCMOS output Y1. It is specifically designed for driving 50- Ω transmission lines. The LVCMOS output is delayed by 1.6 ns over the PECL output stage to minimize noise impact during signal transitions.

The CDCM1802 has two control pins, S0 and S1, to select different output mode settings. The S[1:0] pins are 3-level inputs. Additionally, an enable pin EN is provided to disable or enable all outputs simultaneously. The CDCM1802 is characterized for operation from -40°C to 85°C.


For single-ended driver applications, the CDCM1802 provides a VBB output pin that can be directly connected to the unused input as a common-mode voltage reference.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram





CDCM1802 CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT SCAS759 - APRIL 2004

Terminal Functions

TERM	INAL		
NAME	NO.	I/O	DESCRIPTION
EN	16	I (with 60-kΩ pullup)	ENABLE. Enables or disables all outputs simultaneously; The EN pin offers three different configurations: tie to GND (logic 0), external 60-k Ω pulldown resistor (pull to V _{DD} /2) or left floating (logic 1); EN = 1: outputs on according to S0 and S1 setting EN = V _{DD} /2: outputs on according to S0 and S1 setting EN = 0; outputs Y[1:0] off (high-impedance) see Table 1 for details.
IN IN	2 3	l Differential input	Differential input clock. Input stage is sensitive and has a wide common mode range. Therefore, almost any type of differential signal can drive this input (LVPECL, LVDS, CML, HSTL). Since the input is high-impedance, it is recommended to terminate the PCB transmission line before the input (e.g. with 100- Ω across input). The input can also be driven by a single-ended signal, if the complementary input is tied to a dc reference voltage (e.g. $V_{CC}/2$). The inputs deploy an ESD structure protecting the inputs in case of an input voltage exceeding the rails by more than $\sim\!\!0.7$ V. Reverse biasing of the IC through this inputs is possible and must be prevented by limiting the input voltage < VDD
S0 S1	13 15	l l (with 60-k Ω pullup)	Select mode of operation. Defines the output configuration of Y0 and Y1. Each pin offers three different configurations: tied to GND (logic 0), external 60-k Ω pulldown resistor (pull to V _{DD} /2) or left floating (logic 1); see Table 1 for details
Y1	7	0	LVCMOS clock output. This output provides a copy of IN or a divided down copy of clock IN based on the selected mode of operation: S0, S1, and EN. Also, this output can be disabled by tying $V_{DD}1$ to GND.
Y0 <u>Y0</u>	10 11	O LVPECL	LVPECL clock output. This output provides a copy of IN or a divided down copy of clock IN based on the selected mode of operation: S1, S0, and EN. If Y0 output is unused, the output can simply be left open to save power and minimize noise impact to Y1.
VBB	4	0	Output bias voltage used to bias unused complementary input $\overline{\text{IN}}$ for single-ended input signals. The output voltage of VBB is V _{DD} –1.3 V. When driving a load, the output current drive is limited to about 1.5 mA.
V _{SS}	5, 6, 14	Supply	Device ground
V _{DD} PECL	1	Supply	Supply voltage PECL input + internal logic
V _{DD} 0	9, 12	Supply	PECL output supply voltage for output Y0; Y0 can be disabled by pulling $V_{DD}0$ to GND. Caution: In this mode no voltage from outside may be forced because internal diodes could be forced in a forward direction. Thus, it is recommended to leave the output disconnect
V _{DD} 1	8	Supply	Supply voltage CMOS output; The CMOS output can be disabled by pulling $V_{DD}1$ to GND. Caution: In this mode no voltage from outside may be forced, because internal diodes could be forced in forward direction. Thus, it is recommended to leave Y1 unconnected, tied to GND or terminated into GND



control pin settings

The CDCM1802 has three control pins, S0, S1, and the enable pin (EN) to select different output mode settings. All three inputs (S0, S1, EN) are 3-level inputs. In addition, the EN input allows disabling all outputs and place them into a high-z (or tristate) output state when pulled to GND.




Figure 1. Control Pin Setting for Example

Each control input incorporates a 60-k Ω pullup resistor. Thus, it is easy to choose the input setting by designing a resistor pad between the control input and GND. To choose a logic zero, the resistor value must be zero. Setting the input high requires leaving the resistor pad empty (no resistor installed). For setting the input to $V_{DD}/2$, the installed resistor needs a value of 60 k Ω with a tolerance better or equal to 10%.

				LVPECL	LVCMOS
MODE	EN	S1	S0	Y0	Y1
0	0	Х	Х	Off (high-z)	Off (high-z)
1	V _{DD} /2	0	V _{DD} /2	÷ 1	÷ 1
2	V _{DD} /2	V _{DD} /2	1	÷ 1	÷ 2
3	1	0	0	÷ 1	÷ 4
4	V _{DD} /2	0	1	÷ 2	÷ 2
5	1	0	1	÷ 2	÷ 4
6	V _{DD} /2	0	0	÷ 4	÷ 4
7	V _{DD} /2	1	0	÷ 4	÷ 8
8	V _{DD} /2	V _{DD} /2	V _{DD} /2	÷ 8	÷ 1
9	1	1	0	÷ 8	÷ 4
10	1	1	1	Off (high-z)	÷ 4

Table 1. Selection Mode Table

NOTE: The LVPECL outputs are open emitter stages. Thus, if you leave the unused LVPECL output Y0 unconnected, then the current consumption is minimized and noise impact to remaining outputs is neglectable. Also, each output can be individually disabled by connecting the corresponding V_{DD} input to GND.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

V_{DD}	Supply voltage	-0.3 V to 3.8 V
V_{I}	Input voltage	-0.2 V to (V _{DD} +0.2 V)
V _O	Output voltage	-0.2 V to (V _{DD} +0.2 V)
Yn, Yn , I _{OSD}	Differential short circuit current	Continuous
ESD	Electrostatic discharge (HBM 1.5 kΩ, 100 pF)	>2000 V
	Moisture level 16-pin QFN package (solder reflow temperature of 235°C) MSL	1
T _{stg}	Storage temperature	−65°C to 150°C
TJ	Maximum junction temperature	125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	MIN	TYP	MAX	UNIT
Supply voltage, V _{DD}	3	3.3	3.6	V
Supply voltage, V _{DD} (only functionality)	2.375		3.6	V
Operating free-air temperature, T _A	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVPEC	L INPUT IN, ĪN					
f _{clk}	Input frequency		0		800	MHz
V_{CM}	High-level input common mode		1		V _{DD} -0.3	V
V _{IN}	Input voltage swing between IN and $\overline{\text{IN}},$ See Note 1		500		1300	mV
V _{IN}	Input voltage swing between IN and $\overline{\text{IN}},$ See Note 2		150		1300	mV
I _{IN}	Input current	$V_I = V_{DD}$ or 0 V			±10	μΑ
R _{IN}	Input impedance		300			kΩ
C _I	Input capacitance at IN, ĪN			1		pF
LVPEC	L OUTPUT DRIVER Y0, Y 0	•				
f _{clk}	Output frequency, See Figure 4		0		800	MHz
V _{OH}	High-level output voltage	Termination with 50 Ω to V _{DD} -2 V	V _{DD} -1.18	\	/ _{DD} 0.81	V
V_{OL}	Low-level output voltage	Termination with 50 Ω to V _{DD} -2 V	V _{DD} -1.98	١	/ _{DD} –1.55	V
Vo	Output voltage swing between Y and \overline{Y} , See Figure 4	Termination with 50 Ω to $\mbox{V}_{\mbox{DD}}2\mbox{ V}$	500			mV
I _{OZL}	Output 3-state	$V_{DD} = 3.6 \text{ V}, V_{O} = 0 \text{ V}$			5	μΑ
I _{OZH}	Output 3-state	$V_{DD} = 3.6 \text{ V}, V_{O} = V_{DD} - 0.8 \text{ V}$			10	μΑ
t _r /t _f	Rise and fall time	20% to 80% of V _{OUTPP} , see Figure 9	200		350	ps
t _{Duty}	Output duty cycle distortion, See Note 3	Crossing point-to-crossing point distortion	-50		50	ps
t _{sk(pp)}	Part-to-part skew	Any Y0, See Note A in Figure 8		50		ps
Co	Output capacitance	$V_O = V_{DD}$ or GND		1		pF
LOAD	Expected output load			50		Ω



CDCM1802 **CLOCK BUFFER WITH PROGRAMMABLE DIVIDER,** LVPECL I/O + ADDITIONAL LVCMOS OUTPUT

SCAS759 - APRIL 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
LVPECL	INPUT-TO-LVPECL OUTPUT PARAMETER				
t _{pd(lh)}	Propagation delay rising edge	VOX to VOX	320	600	ps
t _{pd(hl)}	Propagation delay falling edge	VOX to VOX	320	600	ps
t _{sk(p)}	LVPECL pulse skew, See Note B in Figure 8	VOX to VOX		100	ps

- NOTES: 1. Is required to maintain ac specifications
 - 2. Is required to maintain device functionality
 - 3. For a 800-MHz signal, the 50-ps error would result into a duty cycle distortion of $\pm 4\%$ when driven by an ideal clock input signal.

LVCMOS OUTPUT PARAMETER, Y1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{clk}	Output frequency, see Note 4 and Figure 5		0		200	MHz
t _{skLVCMOS(o)}	Output skew between the LVCMOS output Y1 and LVPECL output Y0	VOX to V _{DD} /2, See Figure 8		1.6		ns
t _{sk(pp)}	Part-to-part skew	Y1, See Note A in Figure 8		300		ps
		V_{DD} = min to max, I_{OH} = -100 μ A	V _{DD} 0.1			
V_{OH}	High-level output voltage	$V_{DD} = 3 V$, $I_{OH} = -6 \text{ mA}$	2.4			V
		$V_{DD} = 3 V$, $I_{OH} = -12 \text{ mA}$	2			
		V_{DD} = min to max, I_{OL} =100 μ A			0.1	
V_{OL}	Low-level output voltage	$V_{DD} = 3 \text{ V}, \qquad I_{OL} = 6 \text{ mA}$			0.5	V
		$V_{DD} = 3 V$, $I_{OL} = 12 \text{ mA}$			0.8	
I _{OH}	High-level output current	$V_{DD} = 3.3 \text{ V}, \qquad \qquad V_{O} = 1.65 \text{ V}$		-29		mA
I_{OL}	Low-level output current	$V_{DD} = 3.3 \text{ V}, \qquad \qquad V_{O} = 1.65 \text{ V}$		37		mA
I_{OZ}	High-impedance state output current	$V_{DD} = 3.6 \text{ V},$ $V_{O} = V_{DD} \text{ or } 0 \text{ V}$			±5	μΑ
CO	Output capacitance	V _{DD} = 3.3 V		2		pF
Load	Expected output loading, see Figure 10			10		pF
t _{Duty}	Output duty cycle distortion, see Note 5	Measured at V _{DD} /2	-150		150	ps
t _{pd(lh)}	Propagation delay rising edge from IN to Y1	VOX to V _{DD} /2 load, see Figure 10	1.6		2.6	ns
t _{pd(hl)}	Propagation delay falling edge from IN to Y1	VOX to V _{DD} /2 load, see Figure 10	1.6		2.6	ns
t _r	Output rise slew rate	20% to 80% of swing, see Figure 10	1.4	2.3		V/ns
t _f	Output fall slew rate	80% to 20% of swing, see Figure 10	1.4	2.3		V/ns

- NOTES: 4. Operating the CDCM1802 LVCMOS output above the maximum frequency will not cause a malfunction to the device, but the Y1 output signal swing will not achieve enough signal swing to meet the output specification. Therefore, the CDCM1802 can be operated at higher frequencies, while the LVCMOS output Y1 becomes unusable.
 - 5. For a 200-MHz signal, the 150-ps error would result in a duty cycle distortion of ±3% when driven by an ideal clock input signal.



jitter characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Additive phase jitter from input to	12 kHz to 20 MHz, f _{out} = 250 MHz to 800 MHz, divide by 1 mode			0.15	
^t jitterLVPECL	LVPECL output Y0, See Figure 2	50 kHz to 40 MHz, f _{out} = 250 MHz to 800 MHz, divide by 1 mode			0.25	ps rms
	Additive phase jitter from input to	12 kHz to 20 MHz, f _{out} = 250 MHz, divide by 1 mode			0.25	ps rms
^T jitterLVCMOS	LVCMOS output Y1, See Figure 3	50 kHz to 40 MHz, f _{out} = 250 MHz, divide by 1 mode			0.4	ps rms

ADDITIVE PHASE NOISE

FREQUENCY OFFSET FROM CARRIER - LVPECL






Figure 2

ADDITIVE PHASE NOISE FREQUENCY OFFSET FROM CARRIER - LVCMOS




jitter characteristics (continued)



supply current electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNITS
I _{DD}	Supply current	Full load	All outputs enabled and terminated with 50 Ω to V_{DD} – 2 V on LVPECL outputs and 10 pF on LVCMOS output, f = 800 MHz for LVPECL outputs and 200 MHz for LVCMOS, V_{DD} = 3.3 V		100		mA
		No load	Outputs enabled, no output load, f = 800 MHz for LVPECL outputs and 200 MHz for LVCMOS, V_{DD} = 3.6 V			85	
I_{DDZ}	DZ Supply current, 3-state		All outputs 3-state by control logic, f = 0 Hz, V _{DD} = 3.6 V			0.5	mA





NOTE: Input swing = 500 mV

Figure 6

Package Thermal Resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
(QFN-16 package thermal resistance with thermal vias in PCB, See Note 1	4-layer JEDEC test board (JESD51-7) with four thermal vias of 22-mil diameter each, airflow = 0 ft/min		40.8		°C/W

NOTE 1: It is recommended to provide four thermal vias to connect the thermal pad of the package effectively with the PCB and ensure a good heat sink.

Example:

Calculation of the junction-lead temperature with a 4-layer JEDEC test board using four thermal vias:

T_{Chassis} = 85°C (temperature of the chassis)

 $P_{effective} = I_{max} x V_{max} = 85 \text{ mA } x 3.6 \text{ V} = 306 \text{ mW}$ (max power consumption inside the package)

 $\Delta T_{Junction} = \theta_{JA} x P_{effective} = 40.8^{\circ}C/W x 306 mW = 12.48^{\circ}C$

 $T_{Junction} = \Delta T_{Junction} + T_{Chassis} = 12.48^{\circ}C + 85^{\circ}C = 97.48^{\circ}C$ (the maximum junction temperature of $T_{die-max} = 125^{\circ}C$ is not violated)



CDCM1802 CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O + ADDITIONAL LVCMOS OUTPUT

SCAS759 - APRIL 2004

control input characteristics over recommended operating free-air temperature range


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
t _{su}	Setup time, S0, S1, and EN pin before clock IN		25			ns
t _h	Hold time, S0, S1, and EN pin after clock IN		0			ns
t(disable)	Time between latching the EN low transition and when all outputs are disabled (how much time is required until the outputs turn off)			10		ns
t _(enable)	Time between latching the EN low-to-high transition and when outputs are enabled based on control settings (how much time passes before the outputs carry valid signals)			1		μs
Rpullup	Internal pullup resistor on S0, S1, and EN input		42	60	78	kΩ
V _{IH(H)}	Three level input high, S0, S1, and EN pin, see Note 1		0.9xV _{DD}			V
$V_{IM(M)}$	Three level input MID, S0, S1, and EN pin		0.3xV _{DD}		0.7xV _{DD}	V
V _{IL(L)}	Three level low, S0, S1, and EN pin				0.1xV _{DD}	V
I _{IH}	Input current, S0, S1, and EN pin	$V_I = V_{DD}$			-5	μΑ
I _{IL}	Input current, S0, S1, and EN pin	V _I = GND	38		85	μА

NOTES: 1. Leaving this pin floating automatically pulse the logic level high to V_{DD} through an internal pullup resistor of 60 kΩ.


bias voltage VBB over recommended operating free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNITS
VBB	Output reference voltage	$V_{DD} = 3 \text{ V} - 3.6 \text{ V}, I_{BB} = -0.2 \text{ mA}$	V _{DD} – 1.4	V _{DD} – 1.2	V

OUTPUT REFERENCE VOLTAGE (VBB)



PARAMETER MEASUREMENT INFORMATION



NOTES: A. Part-to-part skew, $t_{sk(pp)}$, is calculated as the greater of:

- The difference between the fastest and the slowest tpd(LH)n across multiple devices
- The difference between the fastest and the slowest t_{pd(HL)n} across multiple devices
 Pulse skew, t_{sk(p)}, is calculated as the magnitude of the absolute time difference between the high-to-low (t_{pd(HL)}) and the low-to-high $(t_{pd(LH)})$ propagation delays when a single switching input causes Y0 to switch, $t_{sk(p)} = |t_{pd(HL)} - t_{pd(LH)}|$. Pulse skew is sometimes referred to as pulse width distortion or duty cycle skew.

Figure 8. Waveforms for Calculation of $t_{sk(0)}$ and $t_{sk(pp)}$




Figure 9. LVPECL Differential Output Voltage and Rise/Fall Time

PARAMETER MEASUREMENT INFORMATION




Figure 10. LVCMOS Output Loading During Device Test




Figure 11. LVPECL Output Loading During Device Test

PCB design for thermal functionality

It is recommended to take special care of the PCB design for good thermal flow from the QFN-16 pin package to the PCB. The current consumption of the CDCM1802 is fixed. JEDEC JESD51-7 specifies thermal conductivity for standard PCB boards.

Modeling the CDCM1802 with a 4-layer JEDEC board (including four thermal vias) results into 37.5 $^{\circ}$ C max temperature with a θ_{JA} of 40.84 $^{\circ}$ C for 25 $^{\circ}$ C ambient temperature.

To ensure sufficient thermal flow, it is recommended to design with four thermal vias in applications.



PARAMETER MEASUREMENT INFORMATION




Figure 12. Recommended Thermal Via Placement

See the SCBA017 and the SLUA271 application notes for further package related information.

APPLICATION INFORMATION

LVPECL receiver input termination

The input of the CDCM1802 has high impedance and comes with a very large common mode voltage range. For optimized noise performance it is recommended to properly terminate the PCB trace (transmission line).

Additional termination techniques can be found in the following application notes: SCAA062 and SCAA059.

http://focus.ti.com/docs/apps/catalog/resources/appnoteabstract.jhtml?abstractName=scaa062

http://focus.ti.com/docs/apps/catalog/resources/appnoteabstract.jhtml?abstractName=scaa059




Figure 13. Recommended AC-Coupling LVPECL Receiver Input Termination





Figure 14. Recommended DC-Coupling LVPECL Receiver Input Termination



APPLICATION INFORMATION



NOTE: CAC - AC-coupling capacitor (e.g., 10 nF)

C_{CT} - Capacitor keeps voltage at IN constant (e.g., 10 nF)

 R_{dc} – Load and correct duty cycle (e.g., 50 Ω)

V_{BB} - Bias voltage output

Figure 15. Typical Application Setting for Single-Ended Input Signals Driving the CDCM1802


device behavior during RESET and control pin switching

output behavior when enabling the device (EN = $0 \Rightarrow 1$)


In disable mode (EN = 0), all output drivers are switched in high-Z mode. The bandgap, current references, the amplifier, and the S0 and S1 control inputs are also switched off. In the same mode, all flip-flops will be reset. The typical current consumption is likely below 500 μ A (to be measured).

When the device will be enabled again it takes maximal 1 μ s for the settling of the reference voltage and currents. During this time the output Y0 and $\overline{Y0}$ drive a high signal. Y1 is unknown (could be high or low). After the settle time, the outputs go into the low state. Due to the synchronization of each output driver signal with the input clock, the state of the waveforms after enabling the device look like those shown in Figure 16. The inverting input and output signal is not included. The Y:/1 waveform is the undivided output driver state.

APPLICATION INFORMATION



Signal State After the Device is Enabled (IN = Low)



Signal State After the Device is Enabled (IN = High)

Figure 16. Waveforms



APPLICATION INFORMATION

enabling a single output stage

If a single output stage becomes enabled:

- 1. Y0 will either be low or high (undefined).
- 2. Yo will be the inverted signal of Yo.

With the first positive clock transition, the undivided output becomes the input clock state. If a divide mode is used, the divided output states are equal to the actual internal divider. The internal divider does not get a reset while enabling single output drivers.




Figure 17. Signal State After an Output Driver Becomes Enabled While IN = 0




Figure 18. Signal State After an Output Driver Becomes Enabled While IN = 1


MECHANICAL DATA

Also see the following two application notes for further package related information.

http://focus.ti.com/lit/an/scba017c/scba017c.pdf http://focus.ti.com/lit/an/slua271/slua271.pdf

RGT (S-PQFP-N16)

PLASTIC QUAD FLATPACK



NOTES: All linear dimensions are in millimeters.

- This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration.
- The pockage thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
- Falls within JEDEC MO-220.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: 1) All linear dimensions are in millimeters

2) The pin 1 indentification mark is electrically connected to the center thermal pad

Exposed Thermal Pad Dimensions



PACKAGE OPTION ADDENDUM

30-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCM1802RGTR	ACTIVE	QFN	RGT	16	3000	TBD	CU NIPDAU	Level-1-235C-UNLIM
CDCM1802RGTT	ACTIVE	QFN	RGT	16	250	TBD	CU NIPDAU	Level-1-235C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGT (S-PQFP-N16) PLASTIC QUAD FLATPACK 3,15 2,85 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. -SEATING PLANE 0,08 0,05 0,00 $16X \frac{0,50}{0,30}$ 16 13 EXPOSED THERMAL PAD ⇘ $16X \ \frac{0,30}{0,18}$ 0,10M 0,50 1,50 4203495/E 11/04

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated