
- Available in 5-V, 4.85-V, and 3.3-V
 Fixed-Output and Adjustable Versions
- Very Low-Dropout Voltage . . . Maximum of 32 mV at I_O = 100 mA (TPS7150)
- Very Low Quiescent Current Independent of Load . . . 285 μA Typ
- Extremely Low Sleep-State Current 0.5 μA Max
- 2% Tolerance Over Specified Conditions For Fixed-Output Versions
- Output Current Range of 0 mA to 500 mA
- TSSOP Package Option Offers Reduced Component Height for Space-Critical Applications
- Power-Good (PG) Status Output

description

The TPS71xx integrated circuits are a family of micropower low-dropout (LDO) voltage regulators. An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.



GND [1	20] PG
GND [2	19	NC
GND [3	18] NC
NC [4	17] FB‡
NC [5	16	NC
EN [6	15] SENSE [†]
NC [7	14] OUT
IN [8	13] OUT
IN [9	12] NC
IN [10	11] NC
			ı

NC – No internal connection † SENSE – Fixed voltage options only (TPS7133, TPS7148, and TPS7150) ‡ FB – Adjustable version only (TPS7101)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 32 mV at an output current of 100 mA for the TPS7150) and is directly proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and remains independent of output loading (typically 285 μ A over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. The LDO family also features a sleep mode; applying a TTL high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to 0.5 μ A maximum at $T_{\text{L}} = 25^{\circ}\text{C}$.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

description (continued)




Figure 1. Dropout Voltage Versus Output Current


Power good (PG) reports low output voltage and can be used to implement a power-on reset or a low-battery indicator.

The TPS71xx is offered in 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version). The TPS71xx family is available in PDIP (8 pin), SO (8 pin), and TSSOP (20-pin) packages. The TSSOP has a maximum height of 1.2 mm.

AVAILABLE OPTIONS

т.	OUTP	JT VOLT (V)	AGE	PAG	CKAGED DEVICE	ES	CHIP FORM
TJ	MIN	TYP	MAX	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)
	4.9	5	5.1	TPS7150QD	TPS7150QP	TPS7150QPW	TPS7150Y
	4.75	4.85	4.95	TPS7148QD	TPS7148QP	TPS7148QPW	TPS7148Y
-40°C to 125°C	3.23	3.3	3.37	TPS7133QD	TPS7133QP	TPS7133QPW	TPS7133Y
		ljustable ¹ V to 9.75		TPS7101QD	TPS7101QP	TPS7101QPW	TPS7101Y

[†] The D and PW packages are available taped and reeled. Add R suffix to device type (e.g., TPS7150QDR). The TPS7101Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.




- † TPS7133, TPS7148, TPS7150 (fixed-voltage options)
- ‡ Capacitor selection is nontrivial. See application information section for details

Figure 2. Typical Application Configuration


TPS71xx chip information

These chips, when properly assembled, display characteristics similar to the TPS71xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

functional block diagram



[†] Switch positions are shown with EN low (active).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Input voltage range¶, V _I , PG, SENSE, EN	0.3 V to 11 V
Output current, I _O	2 A
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Operating virtual junction temperature range, T _J	55°C to 150°C
Storage temperature range, T _{stg}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[§] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (see Figure 3)#

PACKAGE	$T_{\mbox{$A$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	145 mW
P	1175 mW	9.4 mW/°C	752 mW	235 mW
PWII	700 mW	5.6 mW/°C	448 mW	140 mW

DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (see Figure 4)#

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 70°C POWER RATING	T _C = 125°C POWER RATING
D	2188 mW	17.5 mW/°C	1400 mW	438 mW
P	2738 mW	21.9 mW/°C	1752 mW	548 mW
PWII	4025 mW	32.2 mW/°C	2576 mW	805 mW


[#] Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.


Refer to Thermal Information section for detailed power dissipation considerations when using the TSSOP packages.



[‡] For most applications, SENSE should be externally connected to OUT as close as possible to the device. For other implementations, refer to SENSE-pin connection discussion in Applications Information section.

 $[\]P$ All voltage values are with respect to network terminal ground.





[†] Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.

recommended operating conditions

		MIN	I MAX	UNIT
	TPS7101Q	2.	5 10	
Input voltage, V _I ‡	TPS7133Q	3.7	7 10 V	
	TPS7148Q	5	2 10	1 °
	TPS7150Q	5.3	3 10	1
High-level input voltage at EN, VIH	-		2	V
Low-level input voltage at EN, V _{IL}			0.5	V
Output current range, IO			500	mA
Operating virtual junction temperature ra	nge, TJ	-4) 125	°C

[‡] Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$. Because the TPS7101 is programmable, $v_{DO(max)}$ should be used to calculate $v_{DO(max)}$ before applying the above equation. The equation for calculating $v_{DO(max)}$ is given in Note 2 in the electrical characteristics table. The minimum value of 2.5 V is the absolute lower limit for the recommended input voltage range for the TPS7101.



SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

electrical characteristics at I $_{O}$ = 10 mA, \overline{EN} = 0 V, C_{O} = 4.7 μ F/CSR † = 1 Ω , SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONI	TEST CONDITIONS‡			1Q, TPS 18Q, TPS		UNIT
			TJ	MIN	TYP	MAX	1
Ground current (active mode)	<u>EN</u> ≤ 0.5 V,	$V_{I} = V_{O} + 1 V,$	25°C		285	350	μА
Ground current (active mode)	$0 \text{ mA} \le I_{O} \le 500 \text{ mA}$		-40°C to 125°C			460	μΑ
Input current (standby mode)	$\overline{EN} = V_{I},$	2.7 V ≤ V _I ≤ 10 V	25°C			0.5	μА
mput current (standby mode)	\square \square \square \square \square	2.7 V ≤ V ≤ 10 V	-40°C to 125°C			2	μΑ
Output current limit	V _O = 0,	V _I = 10 V	25°C		1.2	2	A
Output current limit	V() = 0,	V = 10 V	-40°C to 125°C			2	A
Pass-element leakage current in standby	$\overline{EN} = V_{I},$	271/21/2101/	25°C			0.5	
mode	\square \square \square \square \square	2.7 V ≤ V _I ≤ 10 V	-40°C to 125°C			1	μΑ
PG leakage current	Normal operation,	Vpg = 10 V	25°C		0.02	0.5	μΑ
			-40°C to 125°C			0.5	μΑ
Output voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C
Thermal shutdown junction temperature					165		°C
ENLIGHT A STATE OF THE STATE OF	2.5 V ≤ V _I ≤ 6 V		-40°C to 125°C	2			V
EN logic high (standby mode)	6 V ≤ V _I ≤ 10 V		-40 C to 125 C	2.7			ľ
EN la via la confection and de)	271/21/2401/		25°C			0.5	V
EN logic low (active mode)	2.7 V ≤ V _I ≤ 10 V		-40°C to 125°C			0.5	ľ
EN hysteresis voltage			25°C		50		mV
<u> </u>	01/21/22401/	01/21/2401/	25°C	-0.5		0.5	
EN input current	0 V ≤ V _I ≤ 10 V	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 10 \text{ V}$	-40°C to 125°C	-0.5		0.5	μΑ
Minimum V. for active page clares			25°C		2.05	2.5	V
Minimum V _I for active pass element			-40°C to 125°C			2.5	l ^v
Minimum V. for valid DC			25°C		1.06	1.5	
Minimum V _I for valid PG	I _{PG} = 300 μA	I _{PG} = 300 μA	-40°C to 125°C			1.9	V

[†] CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to CO.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

TPS7101 electrical characteristics at I_O = 10 mA, V_I = 3.5 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 Ω , FB shorted to OUT at device leads (unless otherwise noted)

DADAMETED	TEST CONDITIONS‡		_	Т	PS71010	2	LINUT
PARAMETER	IESI COI	NDITIONS+	TJ	MIN	TYP	MAX	UNIT
Reference voltage (measured at FB	V _I = 3.5 V,	I _O = 10 mA	25°C		1.178		V
with OUT connected to FB)	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$5 \text{ mA} \le I_O \le 500 \text{ mA},$	-40°C to 125°C	1.143		1.213	>
Reference voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C
	VI = 2.4 V	50 u A < lo < 150 m A	25°C		0.7	1	
	V _I = 2.4 V,	$50 \mu\text{A} \le I_{\text{O}} \le 150 \text{mA}$	-40°C to 125°C			1	
	V _I = 2.4 V,	150 mA ≤ I _O ≤ 500	25°C		0.83	1.3	
Pass-element series resistance	V = 2.4 V,	mA	-40°C to 125°C			1.3	Ω
(see Note 2)	V _I = 2.9 V,	50 μA ≤ I _O ≤ 500 mA	25°C		0.52	0.85	22
	V = 2.9 V,	20 μA ≥ 1Q ≥ 200 IIIA	-40°C to 125°C			0.85	
	V _I = 3.9 V,	$50~\mu\text{A} \leq I_{\mbox{O}} \leq 500~m\text{A}$	25°C		0.32		
	V _I = 5.9 V,	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$	25°C		0.23		
Input regulation	V _I = 2.5 V to 10 V,	$50 \ \mu A \le I_{O} \le 500 \ mA$,	25°C			18	mV
input regulation	See Note 1		-40°C to 125°C			25	25
Output regulation	I _O = 5 mA to 500 mA, See Note 1	$2.5 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	25°C			14	mV
			-40°C to 125°C			25	1111
Output regulation	$I_O = 50 \mu A \text{ to } 500 \text{ mA},$ See Note 1	$2.5 \text{ V} \le \text{V}_{\parallel} \le 10 \text{ V},$	25°C			22	mV
			-40°C to 125°C			54	1111
		ΙΟ = 50 μΑ	25°C	48	59		
Ripple rejection	f = 120 Hz		-40°C to 125°C	44			dB
Tripple rejection	1 - 120112	$I_O = 500 \text{ mA},$	25°C	45	54		u u u
		See Note 1	-40°C to 125°C	44			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√H
	40.11 . 46 . 400.111	$C_{O} = 4.7 \mu F$	25°C		95		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		89		μVrms
	001(1 = 1 32	C _O = 100 μF	25°C		74		
PG trip-threshold voltage§	VFB voltage decreasing	g from above V _{PG}	-40°C to 125°C	1.101		1.145	V
PG hysteresis voltage§	Measured at V _{FB}		25°C		12		mV
50	4004	V 0.40 V	25°C		0.1	0.4	.,
PG output low voltage§	$I_{PG} = 400 \mu A$	V _I = 2.13 V	-40°C to 125°C			0.4	V
ED input ourront			25°C	-10	0.1	10	Λ
FB input current			-40°C to 125°C	-20		20	nA

TCSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

 $V_{DO} = I_O \cdot r_{DS(on)}$

 $r_{DS(on)}$ is a function of both output current and input voltage. The parametric table lists $r_{DS(on)}$ for $V_I = 2.4$ V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figure 26.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

[§] Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1. When V_I < 2.9 V and I_O > 150 mA simultaneously, pass element r_{DS(on)} increases (see Figure 27) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

^{2.} To calculate dropout voltage, use equation:

SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

TPS7133 electrical characteristics at I_O = 10 mA, V_I = 4.3 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

DADAMETED	TEOT 001	TEST CONDITIONS‡		TF	PS71330	Q	
PARAMETER	IEST CON	IDITIONS+	TJ	MIN	TYP	MAX	UNIT
Output voltage	V _I = 4.3 V,	I _O = 10 mA	25°C		3.3		V
Output voltage	$4.3 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	3.23		3.37	V
	IO = 10 mA,	V 0.00 V	25°C		4.5	7	
	IO = 10 IIIA,	V _I = 3.23 V	-40°C to 125°C			8	
Dropout voltogo	I _O = 100 mA,	V _I = 3.23 V	25°C		47	60	mV
Dropout voltage	10 = 100 mA,	V = 3.23 V	-40°C to 125°C			80	IIIV
	IO = 500 mA,	V _I = 3.23 V	25°C		235	300	
	10 = 500 mA,	V = 3.23 V	-40°C to 125°C			400	
Pass-element series resistance	(3.23 V – V _O)/I _O ,	V _I = 3.23 V,	25°C		0.47	0.6	Ω
Pass-element series resistance	$I_{O} = 500 \text{ mA}$		-40°C to 125°C			0.8	22
Input regulation	V _I = 4.3 V to 10 V,	50μ A ≤ I _O ≤ 500μ A	25°C			20	mV
Imput regulation	V = 4.5 V to 10 V,		-40°C to 125°C			27	IIIV
	I _O = 5 mA to 500 mA,	4.3 V ≤ V _I ≤ 10 V	25°C		21	38	mV
Output regulation			-40°C to 125°C			75	IIIV
Output regulation	lo = 50 uA to 500 mA	$4.3 \text{ V} \le \text{V}_{1} \le 10 \text{ V}$	25°C		30	60	mV
	$10 = 30 \mu\text{A to } 300 \text{mA},$		-40°C to 125°C			120	IIIV
		ΙΟ = 50 μΑ	25°C	43	54		
Ripple rejection	f = 120 Hz		-40°C to 125°C	40			dB
Tripple rejection	1 = 120112	I _O = 500 mA	25°C	39	49		ub
		10 = 300 IIIA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ Hz
		$C_O = 4.7 \mu\text{F}$	25°C		274		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		228		μVrms
	001(1 = 132	C _O = 100 μF	25°C		159		
PG trip-threshold voltage	VO voltage decreasing	from above V _{PG}	-40°C to 125°C	2.868		3	V
PG hysteresis voltage			25°C		35		mV
DO autout lawardte ar	1 4		25°C		0.22	0.4	.,,
PG output low voltage	$I_{PG} = 1 \text{ mA},$	V _I = 2.8 V	-40°C to 125°C			0.4	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

TPS7148 electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 5.85 V, $\overline{\text{EN}}$ = 0 V, C $_{O}$ = 4.7 μ F/CSR † = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

		TEST CONDITIONS‡		TF	PS71480	2	UNIT
PARAMETER	IEST CON	IDITIONS+	TJ	MIN	TYP	MAX	UNII
Output valtage	V _I = 5.85 V,	I _O = 10 mA	25°C		4.85		V
Output voltage	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	4.75		4.95	ľ
	In 10 mA	V. 475 V	25°C		2.9	6	
	I _O = 10 mA,	V _I = 4.75 V	-40°C to 125°C			8	
Duamantinaltana	Jo - 100 mA	V. – 4.75 V	25°C		30	37	mV
Dropout voltage	I _O = 100 mA,	V _I = 4.75 V	-40°C to 125°C			54	IIIV
	10 - 500 mA	V _I = 4.75 V	25°C		150	180	
	$I_{O} = 500 \text{ mA},$	V = 4.75 V	-40°C to 125°C			250	
Dana alamant agrica registance	(4.75 V – V _O)/I _O ,	V _I = 4.75 V,	25°C		0.32	0.35	Ω
Pass-element series resistance	$I_{O} = 500 \text{ mA}$	•	-40°C to 125°C			0.52	\$2
Input regulation	V _I = 5.85 V to 10 V,	$50 \mu\text{A} \le I_{\mbox{O}} \le 500 \text{mA}$	25°C			27	mV
	V = 5.85 V to 10 V,		-40°C to 125°C			37	IIIV
	$I_O = 5$ mA to 500 mA,	5.85 V ≤ V _I ≤ 10 V	25°C		12	42	mV
			-40°C to 125°C			80	IIIV
Output regulation	lo - 50 uA to 500 mA	5.85 V ≤ V _I ≤ 10 V	25°C		42	60	mV
	$IO = 50 \mu A to 500 mA$		-40°C to 125°C			130	IIIV
		ΙΟ = 50 μΑ	25°C	42	53		
Ripple rejection	f = 120 Hz		-40°C to 125°C	39			dB
Rippie rejection	1 = 120112	I _O = 500 mA	25°C	39	50		ub
		10 = 300 IIIA	-40°C to 125°C	35			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz
		$C_{O} = 4.7 \mu F$	25°C		410		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		328		μVrms
	031(1 = 1 32	C _O = 100 μF	25°C		212		1
PG trip-threshold voltage	VO voltage decreasing	from above V _{PG}	-40°C to 125°C	4.5		4.7	V
PG hysteresis voltage			25°C		50		mV
	1		25°C		0.2	0.4	,,
PG output low voltage	IpG = 1.2 mA,	V _I = 4.12 V	-40°C to 125°C			0.4	V

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

to C_O. ‡ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

TPS7150 electrical characteristics at I_O = 10 mA, V_I = 6 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

2121445752	TEST 001	TEST CONDITIONS‡		TF	S7150C)	
PARAMETER	IEST CON	DITIONS+	TJ	MIN	TYP	MAX	UNIT
Output voltage	V _I = 6 V,	I _O = 10 mA	25°C		5		V
Output voltage	$6 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$5~\text{mA} \leq I_O \leq 500~\text{mA}$	-40°C to 125°C	4.9		5.1	V
	I _O = 10 mA,	V _I = 4.88 V	25°C		2.9	6	
	10 = 10 1117.	V = 4.00 V	-40°C to 125°C			8	
Dropout voltogo	I _O = 100 mA,	V _I = 4.88 V	25°C		27	32	mV
Dropout voltage	10 = 100 mA,	V = 4.00 V	-40°C to 125°C			47	1117
	IO = 500 mA,	V _I = 4.88 V	25°C		146	170	
	IO = 500 IIIA,	V = 4.00 V	-40°C to 125°C			230	
Pass-element series resistance	(4.88 V – V _O)/I _O ,	V _I = 4.88 V,	25°C		0.29	0.32	Ω
Pass-element series resistance	$I_{O} = 500 \text{ mA}$		-40°C to 125°C			0.47	22
Input regulation	V 0 V (= 40 V)	$50 \mu A \le I_O \le 500 \text{ mA}$	25°C			25	mV
Input regulation	$V_{I} = 6 \text{ V to } 10 \text{ V},$		-40°C to 125°C			32	mv
Output as and the	I _O = 5 mA to 500 mA,	6 V ≤ V _I ≤ 10 V	25°C		30	45	mV
			-40°C to 125°C			86	IIIV
Output regulation	In 50 A to 500 mA	6 V ≤ V _I ≤ 10 V	25°C		45	65	mV
	ΙΟ = 50 μΑ το 500 πΑ,		-40°C to 125°C			140	IIIV
		ΙΟ = 50 μΑ	25°C	45	55		
Ripple rejection	f = 120 Hz		-40°C to 125°C	40			dB
Rippie rejection	1 = 120112	I _O = 500 mA	25°C	42	52		ub
		10 = 200 IIIA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ Hz
		C _O = 4.7 μF	25°C		430		
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR [†] = 1 Ω	C _O = 10 μF	25°C		345		μVrms
	001(1 = 1 52	C _O = 100 μF	25°C		220		1
PG trip-threshold voltage	V _O voltage decreasing	from above VpG	-40°C to 125°C	4.55		4.75	V
PG hysteresis voltage			25°C		53		mV
50	1		25°C		0.2	0.4	.,
PG output low voltage	$I_{PG} = 1.2 \text{ mA},$	V _I = 4.25 V	-40°C to 125°C			0.4	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

electrical characteristics at I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F/CSR[†] = 1 Ω , T_J = 25°C, SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CONDITIONS‡	TPS7101Y, TPS7133Y TPS7148Y, TPS7150Y	UNIT
		MIN TYP MAX	
Ground current (active mode)	$\overline{\text{EN}} \le 0.5 \text{ V},$ $V_{\text{I}} = V_{\text{O}} + 1 \text{ V},$ $0 \text{ mA} \le I_{\text{O}} \le 500 \text{ mA}$	285	μΑ
Output current limit	$V_{O} = 0,$ $V_{I} = 10 \text{ V}$	1.2	Α
PG leakage current	Normal operation, V _{PG} = 10 V	0.02	μΑ
Thermal shutdown junction temperature		165	°C
EN hysteresis voltage		50	mV
Minimum V _I for active pass element		2.05	V
Minimum V _I for valid PG	I _{PG} = 300 μA	1.06	V

PARAMETER	TEOT 0.6	TEST CONDITIONS‡		TPS7101Y		
PARAMETER	IESI CC	TEST CONDITIONS+			MAX	UNIT
Reference voltage (measured at FB with OUT connected to FB)	V _I = 3.5 V,	I _O = 10 mA		1.178		V
	V _I = 2.4 V,	$50~\mu\text{A} \leq \text{I}_{\mbox{O}} \leq 150~\text{mA}$		0.7		
Pass-element series resistance (see Note 2)	V _I = 2.4 V,	$150~\text{mA} \leq I_{\mbox{O}} \leq 500~\text{mA}$		0.83		
	$V_{I} = 2.9 V$,	$50~\mu\text{A} \leq \text{I}_{O} \leq 500~\text{mA}$		0.52		Ω
	V _I = 3.9 V,	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$		0.32		
	V _I = 5.9 V,	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$		0.23		
Input regulation	V _I = 2.5 V to 10 V, See Note 1	$50 \ \mu A \le I_O \le 500 \ mA$,			18	mV
Output regulation	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$I_O = 5 \text{ mA to } 500 \text{ mA},$			14	mV
	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$I_O = 50 \mu A \text{ to } 500 \text{ mA},$			22	mV
Ripple rejection	V _I = 3.5 V, I _O = 50 μA	f = 120 Hz,		59		dB
Output noise-spectral density	V _I = 3.5 V,	f = 120 Hz		2		μV/√ Hz
	V _I = 3.5 V,	$C_{O} = 4.7 \mu F$		95		
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		89		μVrms
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF		74		
PG hysteresis voltage§	V _I = 3.5 V,	Measured at V _{FB}		12		mV
PG output low voltage§	V _I = 2.13 V,	I _{PG} = 400 μA		0.1		V
FB input current	V _I = 3.5 V	V _I = 3.5 V		0.1		nA

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.

NOTES: 1. When V_I < 2.9 V and I_O > 150 mA simultaneously, pass element r_{DS(ON)} increases (see Figure 27) to a point such that the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

2. To calculate dropout voltage, use equation:

 $V_{DO} = I_O \cdot r_{DS(on)}$

 $r_{DS(on)}$ is a function of both output current and input voltage. The parametric table lists $r_{DS(on)}$ for $V_I = 2.4$ V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V, respectively. For other programmed values, refer to Figure 26.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

[§] Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

electrical characteristics at I $_{O}$ = 10 mA, \overline{EN} = 0 V, C $_{O}$ = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 Ω , T $_{J}$ = 25°C , SENSE shorted to OUT (unless otherwise noted) (continued)

DARAMETER		TEST CONDITIONS‡		TPS7133Y		
PARAMETER	TEST CO			TYP	MAX	UNIT
Output voltage	$V_{I} = 4.3 V$	I _O = 10 mA		3.3		V
Dropout voltage	V _I = 3.23 V,	I _O = 10 mA		0.02		
	$V_{I} = 3.23 V$,	$I_{O} = 100 \text{ mA}$		47		mV
	$V_{I} = 3.23 V$,	$I_{O} = 500 \text{ mA}$		235		
Pass-element series resistance	$(3.23 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 3.23 V,		0.47		Ω
Output regulation	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$I_O = 5 \text{ mA to } 500 \text{ mA}$		21		mV
	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$I_{O} = 50 \mu\text{A} \text{ to } 500 \text{mA}$		30		mV
Pinale estantas	V _I = 4.3 V,	ΙΟ = 50 μΑ		54	dB	dВ
Ripple rejection	f = 120 Hz	I _O = 500 mA		49		UD
Output noise-spectral density	$V_{I} = 4.3 V$	f = 120 Hz		2		μV/√ Hz
	V _I = 4.3 V,	$C_{O} = 4.7 \mu F$		274		
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		228	μVrm	μVrms
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF		159		
PG hysteresis voltage	V _I = 4.3 V			35		mV
PG output low voltage	V _I = 2.8 V,	Ipg = 1 mA		0.22		V

DADAMETED	TEST CONDITIONS‡		TPS7148Y			
PARAMETER			MIN	TYP	MAX	UNIT
Output voltage	V _I = 5.85 V,	I _O = 10 mA		4.85		V
Dropout voltage	V _I = 4.75 V,	I _O = 10 mA		0.08		
	V _I = 4.75 V,	I _O = 100 mA		30		mV
	V _I = 4.75 V,	I _O = 500 mA		150		
Pass-element series resistance	$(4.75 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 4.75 V,		0.32		Ω
Output regulation	5.85 V ≤ V _I ≤ 10 V,	$I_O = 5 \text{ mA to } 500 \text{ mA}$		12		mV
Output regulation	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$I_O = 50 \mu\text{A}$ to 500 mA		42		mV
Dinnle rejection	V _I = 5.85 V, f = 120 Hz	ΙΟ = 50 μΑ		53		dB
Ripple rejection		I _O = 500 mA		50		
Output noise-spectral density	V _I = 5.85 V,	f = 120 Hz		2		μV/√Hz
	V _I = 5.85 V,	$C_O = 4.7 \mu F$		410		μVrms
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		328		
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF		212		
PG hysteresis voltage	V _I = 5.85 V	-		50		mV
PG output low voltage	V _I = 4.12 V,	I _{PG} = 1.2 mA		0.2	0.4	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

electrical characteristics at I $_{O}$ = 10 mA, \overline{EN} = 0 V, C $_{O}$ = 4.7 $\mu\text{F/CSR}^{\dagger}$ = 1 Ω , T $_{J}$ = 25°C , SENSE shorted to OUT (unless otherwise noted) (continued)

DADAMETER	TEOT 04	TEST CONDITIONS [‡]			TPS7150Y		
PARAMETER	IEST CO	TEST CONDITIONS+		TYP	MAX	UNIT	
Output voltage	V _I = 6 V,	I _O = 10 mA		5		V	
Dropout voltage	V _I = 4.88 V,	I _O = 10 mA		0.13			
	$V_{\parallel} = 4.88 \text{ V},$	I _O = 100 mA		27		mV	
	$V_1 = 4.88 V$	ΙΟ = 500 μΑ		146			
Pass-element series resistance	$(4.88 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 4.88 V,		0.29		Ω	
Output regulation	6 V ≤ V _I ≤ 10 V,	I _O = 5 mA to 500 mA		30		mV	
	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$I_0 = 50 \mu\text{A} \text{ to } 500 \text{mA}$		45		mV	
B. J. J. J.	V _I = 6 V,	ΙΟ = 50 μΑ		55		dB	
Ripple rejection	f = 120 Hz	I _O = 500 mA		52		uВ	
Output noise-spectral density	V _I = 6 V,	f = 120 Hz		2		μV/√Hz	
	V _I = 6 V,	C _O = 4.7 μF		430			
Output noise voltage	10 Hz \leq f \leq 100 kHz,	C _O = 10 μF		345	μVr	μVrms	
	$CSR^{\dagger} = 1 \Omega$	C _O = 100 μF		220			
PG hysteresis voltage	V _I = 6 V	-		53		mV	
PG output low voltage	V _I = 4.25 V,	PG = 1.2 mA		0.2		V	

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.





[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.


Table of Graphs


			FIGURE
		vs Output current	5
I_Q	Quiescent current	vs Input voltage	6
		vs Free-air temperature	7
V_{DO}	Typical Dropout voltage	vs Output current	8
ΔV_{DO}	Change in dropout voltage	vs Free-air temperature	9
ΔVΟ	Change in output voltage	vs Free-air temperature	10
VO	Output voltage	vs Input voltage	11
ΔV_{O}	Change in output voltage	vs Input voltage	12
			13
	Outrat with a ma	Out out our out	14
VO	Output voltage	vs Output current	15
			16
			17
	Phodosofostos	5	18
	Ripple rejection	vs Frequency	19
			20
			21
		_	22
	Output spectral noise density	vs Frequency	23
			24
rDS(on)	Pass-element resistance	vs Input voltage	25
R	Divider resistance	vs Free-air temperature	26
I _I (SENSE)	SENSE current	vs Free-air temperature	27
, , ,	FB leakage current	vs Free-air temperature	28
.,	Minimum input voltage for active-pass element	vs Free-air temperature	29
VI	Minimum input voltage for valid PG	vs Free-air temperature	30
I _I (EN)	Input current (EN)	vs Free-air temperature	31
	Output voltage response from Enable (EN)		32
V _{PG}	Power-good (PG) voltage	vs Output voltage	33
		_	34
CSR	Compensation Series Resistance	vs Output current	35
			36
CSR	Compensation Series Resistance	vs Ceramic capacitance	37
			38
CSR	Compensation Series Resistance	vs Output current	39
			40
CSR	Compensation Series Resistance	vs Ceramic capacitance	41















CHANGE IN DROPOUT VOLTAGE FREE-AIR TEMPERATURE 10 IO = 100 mA 8 Change in Dropout Voltage - mV 6 4 2 0 -2 -4 -6 -8 -10_50 -25 25 50 75 100 125 T_A - Free-Air Temperature - °C


Figure 9





















Figure 17







Figure 18





TPS7101Q OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY




Figure 21

TPS7133Q OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY




Figure 22

TPS7148Q OUTPUT SPECTRAL NOISE DENSITY VS




Figure 23

TPS7150Q OUTPUT SPECTRAL NOISE DENSITY vs







Figure 24











ADJUSTABLE VERSION FB LEAKAGE CURRENT VS




MINIMUM INPUT VOLTAGE FOR ACTIVE PASS ELEMENT

vs FREE-AIR TEMPERATURE



MINIMUM INPUT VOLTAGE FOR VALID POWER GOOD (PG)

FREE-AIR TEMPERATURE



EN INPUT CURRENT vs FREE-AIR TEMPERATURE




Figure 31



OUTPUT VOLTAGE RESPONSE FROM ENABLE (EN)




Figure 32

POWER-GOOD (PG) VOLTAGE

OUTPUT VOLTAGE




Figure 33

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

OUTPUT CURRENT




Figure 34

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

ADDED CERAMIC CAPACITANCE




Figure 36

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

OUTPUT CURRENT




Figure 35

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

VS




Figure 37

TYPICAL REGIONS OF STABILITY[†] COMPENSATION SERIES RESISTANCE vs

OUTPUT CURRENT




Figure 38

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE

ADDED CERAMIC CAPACITANCE





Figure 40

†CSR values below 0.1 Ω are not recommended.

TYPICAL REGIONS OF STABILITY[†] COMPENSATION SERIES RESISTANCE vs OUTPUT CURRENT



TYPICAL REGIONS OF STABILITY[†] COMPENSATION SERIES RESISTANCE

ADDED CERAMIC CAPACITANCE




Figure 41



TYPICAL CHARACTERISTICS




Figure 42. Test Circuit for Typical Regions of Stability (Figures 34 through 41)

† Ceramic capacitor

SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

APPLICATION INFORMATION

The TPS71xx series of low-dropout (LDO) regulators is designed to overcome many of the shortcomings of earlier-generation LDOs, while adding features such as a power-saving shutdown mode and a power-good indicator. The TPS71xx family includes three fixed-output voltage regulators: the TPS7133 (3.3 V), the TPS7148 (4.85 V), and the TPS7150 (5 V). The family also offers an adjustable device, the TPS7101 (adjustable from 1.2 V to 9.75 V).

device operation

The TPS71xx, unlike many other LDOs, features very low quiescent currents that remain virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). Close examination of the data sheets reveals that those devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. The TPS71xx uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and invariable over the full load range. The TPS71xx specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS71xx quiescent current remains low even when the regulator drops out, eliminating both problems.

Included in the TPS71xx family is a 4.85-V regulator, the TPS7148. Designed specifically for 5-V cellular systems, its 4.85-V output, regulated to within \pm 2%, allows for operation within the low-end limit of 5-V systems specified to \pm 5% tolerance; therefore, maximum regulated operating lifetime is obtained from a battery pack before the device drops out, adding crucial talk minutes between charges.

The TPS71xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2 μ A. If the shutdown feature is not used, $\overline{\text{EN}}$ should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120 μ s.

minimum load requirements

The TPS71xx family is stable even at zero load; no minimum load is required for operation.

SENSE-pin connection

The SENSE pin of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1 μ F) improves load transient response and noise rejection if the TPS71xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.



APPLICATION INFORMATION

external capacitor requirements (continued)

As with most LDO regulators, the TPS71xx family requires an output capacitor for stability. A low-ESR 10- μ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 43). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2 Ω over temperature. Capacitors with published ESR specifications such as the AVX TPSD106K035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 m Ω (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to -40°C). Where component height and/or mounting area is a problem, physically smaller, 10- μ F devices can be screened for ESR. Figures 34 through 41 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance (< 0.2 μ F), the output capacitance can be reduced to 4.7 μ F, provided ESR is maintained between 0.7 and 2.5 Ω . Because minimum capacitor ESR is seldom if ever specified, it may be necessary to add a 0.5- Ω to 1- Ω resistor in series with the capacitor and limit ESR to 1.5 Ω maximum. As show in the ESR graphs (Figures 34 through 41), minimum ESR is not a problem when using 10- μ F or larger output capacitors.

Below is a partial listing of surface-mount capacitors usable with the TPS71xx family. This information (along with the ESR graphs, Figures 34 through 41) is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

All load and temperature conditions with up to 1 µF of added ceramic load capacitance:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
T421C226M010AS	Kemet	$22~\mu F,10~V$	0.5	$2.8\times 6\times 3.2$
593D156X0025D2W	Sprague	15 μF, 25 V	0.3	$2.8\times7.3\times4.3$
593D106X0035D2W	Sprague	10 μ F, 35 V	0.3	$2.8\times7.3\times4.3$
TPSD106M035R0300	AVX	10 μF, 35 V	0.3	$2.8\times7.3\times4.3$

Load < 200 mA, ceramic load capacitance < 0.2 μ F, full temperature range:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
592D156X0020R2T	Sprague	$15\mu\text{F},20~\text{V}$	1.1	$1.2\times7.2\times6$
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5\times7.1\times3.2$
293D226X0016D2W	Sprague	$22~\mu\text{F},~16~\text{V}$	1.1	$2.8\times7.3\times4.3$

Load < 100 mA, ceramic load capacitance < 0.2 μ F, full temperature range:


PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
195D106X06R3V2T	Sprague	10 μ F, 6.3 V	1.5	$1.3\times3.5\times2.7$
195D106X0016X2T	Sprague	10 μF, 16 V	1.5	$1.3\times7\times2.7$
595D156X0016B2T	Sprague	15 μF, 16 V	1.8	$1.6\times3.8\times2.6$
695D226X0015F2T	Sprague	$22\mu\text{F},15\text{V}$	1.4	$1.8\times6.5\times3.4$
695D156X0020F2T	Sprague	15 μ F, 20 V	1.5	$1.8\times6.5\times3.4$
695D106X0035G2T	Sprague	10 μ F, 35 V	1.3	$2.5\times7.6\times2.5$

[†] Size is in mm. ESR is maximum resistance at 100 kHz and $T_A = 25$ °C. Listings are sorted by height.



APPLICATION INFORMATION

external capacitor requirements (continued)



†TPS7133, TPS7148, TPS7150 (fixed-voltage options)

Figure 43. Typical Application Circuit

programming the TPS7101 adjustable LDO regulator

Programming the adjustable regulators is accomplished using an external resistor divider as shown in Figure 44. The equation governing the output voltage is:

$$V_{O} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right)$$

where

V_{ref} = reference voltage, 1.178 V typ




APPLICATION INFORMATION

programming the TPS7101 adjustable LDO regulator (continued)

Resistors R1 and R2 should be chosen for approximately 7- μ A divider current. A recommended value for R2 is 169 k Ω with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB will introduce an error. Solving equation 1 for R1 yields a more useful equation for choosing the appropriate resistance:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \cdot R2$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	191	169	kΩ
3.3 V	309	169	kΩ
3.6 V	348	169	kΩ
4 V	402	169	kΩ
5 V	549	169	kΩ
6.4 V	750	169	kΩ

Figure 44. TPS7101 Adjustable LDO Regulator Programming

power-good indicator

The TPS71xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or as a low-battery indicator. PG does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low, relative to its nominal regulated value.

regulator protection

The TPS71xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS71xx also features internal current limiting and thermal protection. During normal operation, the TPS71xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.




SLVS092F - NOVEMBER 1994 - REVISED JANUARY 1997

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: B. All linear dimensions are in inches (millimeters).

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


E. Four center pins are connected to die mount pad.

F. Falls within JEDEC MS-012

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Falls within JEDEC MS-001

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated