
- Compatible With IEEE 1194.1-1991 (BTL) **Standard**
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- BIAS V_{CC} Pin Minimizes Signal Distortion **During Live Insertion/Withdrawal**
- **B-Port Biasing Network Preconditions the** Connector and PC Trace to the BTL **High-Level Voltage**
- **TTL-Input Structures Incorporate Active** Clamping Networks to Aid in Line **Termination**
- **Available in Plastic Quad Flatpack**



description

The SN74FB2033H is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common I/O, open-collector B port operates at backplane transceiver logic (BTL) signal levels. The SN74FB2033H is specifically designed to be compatible with IEEE 1194.1-1991 (BTL) standard.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock pins serve as active-high transparent latch enables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description (continued)

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, \overline{B} -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \overline{B} port is controlled by OEB and \overline{OEB} . If OEB is low, or \overline{OEB} is high, or when V_{CC} is less than 2.5 V, the \overline{B} port is inactive. If OEB is high and \overline{OEB} is low, the \overline{B} port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (\overline{B} port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both of these clamps are active only during AC switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN74FB2033H is characterized for operation from 0°C to 70°C.

Function Tables

FUNCTION TABLE

TONOTION TABLE								
				INPUTS				FUNCTION/MODE
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	TONOTION/MODE
L	L	Χ	Х	Х	Х	Х	X	Isolation
L	X	Н	Χ	Χ	Χ	Χ	X	isolation
Х	Н	L	L	L	Χ	Х	Х	AI to B, buffer mode
Х	Н	L	L	Н	Х	Х	Х	Al to B, flip-flop mode
Х	Н	L	Н	Х	Х	Х	Х	Al to B, latch mode
Н	L	Χ	Х	Х	L	L	L	<u>=</u>
Н	Χ	Н	Χ	X	L	L	L	B to AO, buffer mode
Н	L	Х	Х	Х	L	Н	L	Dia AO dia dan arada
Н	Χ	Н	Χ	Χ	L	Н	L	B to AO, flip-flop mode
Н	L	Χ	Х	Х	Н	Х	L	Die AO letek mede
Н	Χ	Н	Χ	Χ	Н	Χ	L	B to AO, latch mode
Н	L	Χ	Х	Х	L	L	Н	Alto AO buffor mode
Н	Χ	Н	Χ	Χ	L	L	Н	AI to AO, buffer mode
Н	L	Χ	Х	Х	L	Н	Н	Alta AO flin flan mada
Н	Χ	Н	Χ	Χ	L	Н	Н	Al to AO, flip-flop mode
Н	L	Х	Х	Х	Н	Х	Н	Al to AO lotab mode
Н	Χ	Н	Χ	Χ	Н	Х	Н	Al to AO, latch mode
Н	Н	L	Х	Х	Х	Х	L	Al to B, B to AO



Function Tables (Continued)

ENABLE/DISABLE

	INPUTS		OUTPUTS		
OEA	OEB	OEB	AO	В	
L	Χ	Х	Hi Z		
Н	X	X	Active		
X	L	L		Inactive (H)	
X	L	Н		Inactive (H)	
X	Н	L		Active	
X	Н	Н		Inactive (H)	

BUFFER

INPUT	OUTPUT
L	Н
Н	L

LATCH

INPU	TS	OUTPUT
CLK/LE DATA		OUTFUT
Н	L	Н
Н	Н	L
L	X	Q ₀

LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P [‡]

[†]Q is the input to the B-to-A logic element.

SELECT

INP	UTS	SELECTED-LOGIC
MODE1 MODE0		ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Χ	Latch


FLIP-FLOP

INPU	TS	OUTPUT
CLK/LE DATA		OUTFUT
L	Χ	Q ₀
1	L	Н
1	Н	L



[‡]P is the output of the A-to-B logic element (see functional block diagram).

functional block diagram





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Voltage range applied to any B output in the disabled or power-off state, VO	–0.5 V to 3.5 V
Voltage range applied to any output in the high state, V _O : A port	0.5 V to V _{CC}
Input voltage range, V _I : Except B port	–1.2 V to 7 V
B port	
Input clamp current, I _{IK} : Except B port	–40 mA
B port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
\overline{B} port	200 mA
Maximum power dissipation at T _A = 55°C (in still air)	1.4 W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 1)

			MIN	NOM	MAX	UNIT
V _{CC} , BG V _{CC}	Supply voltage		4.75	5	5.25	V
BIAS V _{CC}	Supply voltage		4.5	5	5.5	V
\/	High-level input voltage	B port	1.62		2.3	V
VIH	nigh-level input voltage	Except B port	2			v
V	Low-level input voltage	B port	0.75		1.47 V	
V _{IL}	Low-level input voltage	Except B port			0.8	٧
IOH	High-level output current	AO port			-3	mA
la.	Low-level output current	AO port			24	mA
loL	Low-level output current	B port			100	ША
Δt/Δν	Input transition rise or fall rate	Except B port			10	ns/V
TA	Operating free-air temperature		0		70	°C

NOTE 1: Unused pins must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range

	PARAMETER	TEST CONDITIONS			TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},$	I _I = -18 mA			-1.2	V
		$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V},$	$I_{OH} = -10 \mu A$			V _{CC} -1.1	
Vон	AO port	\\a_a - 4.75.\\	I _{OH} = -3 mA	2.5	2.85	3.4	V
		V _{CC} = 4.75 V	$I_{OH} = -32 \text{ mA}$	2			
	AO port	V _{CC} = 4.75 V	$I_{OL} = 20 \text{ mA}$		0.33	0.5	
VOL	AO poit	VCC = 4.75 V	$I_{OL} = 55 \text{ mA}$			0.8	V
	B port	V _{CC} = 4.75 V	I _{OL} = 100 mA	0.75		1.1	v
	Броп	VCC = 4.75 V	$I_{OL} = 4 \text{ mA}$	0.5			
Ц	Except B port	$V_{CC} = 0$,	V _I = 5.25 V			100	μΑ
1	Except B port	$V_{CC} = 5.25 \text{ V},$	V _I = 2.7 V			50	μА
ΊΗ	B port‡	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V _I = 2.1 V			100	μΑ
1	Except B port	$V_{CC} = 5.25 \text{ V},$	V _I = 0.5 V			– 50	μА
l IIL	B port‡	$V_{CC} = 5.25 \text{ V},$	V _I = 0.75 V			-100	μΑ
IOH	B port	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	V _O = 2.1 V			100	μΑ
lozh	AO port	$V_{CC} = 2.1 \text{ V to } 5.25 \text{ V},$	V _O = 2.7 V			50	μΑ
lozL	AO port	$V_{CC} = 2.1 \text{ V to } 5.25 \text{ V},$	V _O = 0.5 V			- 50	μΑ
lozpu	A port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			50	μΑ
lozpd	A port	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μΑ
los§	AO port	$V_{CC} = 5.25 \text{ V},$	V _O = 0	-40	-80	-150	mA
Icc	All outputs on	$V_{CC} = 5.25 \text{ V},$	IO = 0		45	70	mA
Ci	Al port and control inputs	V _I = 0.5 V or 2.5 V			5		pF
Co	AO port	V _O = 0.5 V or 2.5 V			5		pF
o.¶	B port per P1194.0	V _{CC} = 0 to 4.75 V				6	pF
C _{io} ¶	D poit per F 1194.0	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$				6	PΓ

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

live-insertion characteristics over recommended operating free-air temperature range (see Note 2)

PARAMETER TEST CONDITIONS		TEST CONDITIONS	MIN	MAX	UNIT	
I (DIAC)()		$V_{CC} = 0 \text{ to } 4.75 \text{ V}$	V OLOV BIADY ASVINSSY		400	
ICC (DIV	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$ VB = 0 to 2 V, BIAS $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			10	μA	
VO	B port	$V_{CC} = 0$,	BIAS V _{CC} = 5 V	1.62	2.1	V
		$V_{CC} = 0, V_{B} = 1 V,$	V_{I} (BIAS V_{CC}) = 4.75 V to 5.25 V	-1		
I _O	B port	$V_{CC} = 0 \text{ to } 5.25 \text{ V},$	OEB = 0 to 0.8 V		100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V		100	

NOTE 2: Power-up sequence is as follows: GND, BIAS V_{CC} , V_{CC} .



[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

 $[\]P$ Parameter is based on characterization data but is not production tested.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT
		MIN	MAX			
fclock	Clock frequency	0	150	0	150	MHz
t _W	Pulse duration, CLKAB/LEAB or CLKBA/LEBA	3.3		3.3		ns
t _{su}	Setup time, data before CLKAB/LEAB or CLKBA/LEBA↑	2.7		2.7		ns
t _h	Hold time, data after CLKAB/LEAB or CLKBA/LEBA↑	0.7	·	0.7		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₀	V _{CC} = 5 V, T _A = 25°C			MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150			150		MHz
^t PLH	Al (thru mode)	B	2.8	5.1	6.8	2.8	8.1	ns
[†] PHL	7 ii (iiii a modo)	В	2.5	4.2	5.7	2.5	6.1	
^t PLH	B (thru mode)	AO	2.2	4.3	6	2.2	6.6	ns
^t PHL			2.6	4.2	5.6	2.6	6	110
^t PLH	AI (transparent)	В	2.8	5.1	6.8	2.8	8.1	ns
^t PHL	7 ii (ii ai iopai o i ii)		2.6	4.2	5.7	2.6	6.1	
^t PLH	R (transparent)	ansparent) AO	2.2	4.3	6	2.2	6.6	ns
^t PHL	B (transparent)		2.5	4.2	5.6	2.5	6	
^t PLH	OEB	B	2.7	5.1	6.8	2.7	8.3	ns
[†] PHL	OLB		2.4	4.2	5.7	2.4	6.1	1.0
^t PLH	OEB	$\overline{\overline{B}}$	2.5	4.8	6.4	2.5	7.7	ns
[†] PHL	OLB		2.5	4.3	5.9	2.5	6.4	
[†] PZH	OEA	AO	1.6	3.6	5.1	1.6	5.6	ns
^t PZL	OEA	710	2.3	4.3	5.7	2.3	6	
[†] PHZ	OEA	AO	1.7	4	5.5	1.7	5.9	ns
t _{PLZ}	OEA		1.2	2.9	4.4	1.2	4.7	
[†] PLH	CLKAB/LEAB	\overline{B}	3.7	6.5	8.3	3.7	9.9	ns
[†] PHL	OLIVIB/LE/VB	Ь	3.4	5.4	7.1	3.4	7.7	
^t PLH	CLKBA/LEBA	AO	1.7	3.8	5.5	1.7	5.9	ns
[†] PHL	OLKB/ VLLB/		1.8	3.6	5.1	1.8	5.5	
^t PLH	OMODE	\overline{B}	2.9	6.6	8.4	2.9	10	ns
[†] PHL	OMOBE		3	5.7	7.5	3	8.3	
[†] PLH	IMODE	AO	1.4	4.1	5.8	1.4	6.4	ns
^t PHL	IMOBE	710	1.9	4.2	5.7	1.9	5.9	
[†] PLH	LOOPBACK	AO	2	5.2	7.3	2	8.2	ns
[†] PHL			2.6	4.8	6.3	2.6	6.4	
^t PLH	Al	AO	1.7	3.9	5.6	1.7	6.1	ns
^t PHL	7 "	7.0	2.2	4.3	5.7	2.2	5.9	
t _r Rise time, 1.3 V to 1.8 V, \overline{B} port			1.8	2.5	3.8	1.7	4	ns
t _f Fall time, 1.8 V to 1.3 V, B port			1.7	2.5	3.8	1.5	4	
t _r Rise time, 10% to 90%, AO			2.5	3.4	4.8	2	5	ns
t _f Fall time, 90% to 10%, AO			1.5	2.5	3.8	1	5	
B-port input pulse rejection						1		ns

output-voltage characteristics

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
V _{OHP} †	Peak output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1		3	V
V _{OHV} †	Minimum output voltage during turnoff of 100 mA into 40 nH	B port	See Figure 1	1.62		V
VOLV	Minimum output voltage during high-to-low switch	B port	$I_{OL} = -50 \text{ mA}$	0.3		V

[†] Parameter is based on characterization data but not tested.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for V_{OHP}, V_{OHV}

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, BTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated