

# 256K x 8 Static RAM

### **Features**

- High Speed
  - 70ns availability
- Voltage range
  - -- 2.7V-3.3V
- Ultra low active power
  - Typical active current: 1 mA @ f = 1MHz
  - Typical active current: 7 mA @ f = f<sub>max</sub> (70ns speed)
- · Low standby power
- Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{OE}$  features
- · Automatic power-down when deselected
- CMOS for optimum speed/power

## **Functional Description**

The WCMA2008U1B is a high-performance CMOS static RAM organized as 256K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is device is ideal for portable applications. The device also has an automatic power-down feature that significantly


reduces power consumption by 80% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected ( $\overline{\text{CE}}_1$  HIGH or  $\overline{\text{CE}}_2$  LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enable ( $\overline{CE}_1$ ) and Write Enable (WE) inputs LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_{17}$ ).

Reading from the device is accomplished by taking Chip Enable (CE<sub>1</sub>) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable 2 (CE<sub>2</sub>) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.


The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is de<u>selected</u> ( $\overline{\text{CE}}_1$  HIGH or  $\overline{\text{CE}}_2$  LOW), the <u>outputs</u> are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH and  $\overline{\text{WE}}$  LOW).

The WCMA2008U1B is available in a 36-ball FBGA package.





## **Pin Configurations**



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied .......55°C to +125°C Supply Voltage to Ground Potential..... -0.5V to +4.6V

DC Voltage Applied to Outputs in High Z State <sup>[1]</sup>	0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[1]</sup>	–0.5V to $V_{\rm CC}$ + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Product	Range	Ambient Temperature	V <sub>cc</sub>
WCMA2008U1B	Industrial	–40°C to +85°C	2.7V to 3.3V

## **Product Portfolio**

						Powe	r Dissipat	ion (Indus	strial)	
Product	V <sub>CC</sub> Range		Speed		Operat	ing, I <sub>CC</sub>				
Product				Speed	f = 1 MHz		Hz f = f <sub>max</sub>		Standby (I <sub>SB2</sub> )	
	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.		<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.
WCMA2008U1B	2.7V	3.0V	3.3V	70 ns	1.5 mA	3 mA	7 mA	15 mA	2 μΑ	10 μΑ

### Notes:

- V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



# **Electrical Characteristics** Over the Operating Range

				WC	MA2008U1E	3-70	
Param- eter	Description	Test Co	nditions	Min.	Тур. <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		$V_{CC} + 0.3V$	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	$GND \le V_i \le V_{CC}$			+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.3V$		7	15	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS Levels		1.5	3	
I <sub>SB1</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\overline{\text{CE}_1} \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0.2 \text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2 \text{V}$ , $\text{f} = \text{f}_{\text{max}} (\underline{\text{Address and Data Only}})$ , $\text{f} = 0 (\overline{\text{OE}}, \overline{\text{WE}})$			2	10	μА
I <sub>SB2</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $f = 0, V_{CC} = 3.3V$	f or $CE_2 \le 0.2V$ r $V_{IN} \le 0.2V$ ,				

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = Vcc_{(typ)}$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

## **Thermal Resistance**


Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance <sup>[3]</sup> (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{ m JA}$	55	°C/W
Thermal Resistance <sup>[3]</sup> (Junction to Case)		$\Theta_{ m JC}$	16	°C/W


Note:

3. Tested initially and after any design or process changes that may affect these parameters.



## **AC Test Loads and Waveforms**





Equivalent to: THÉVENINEQUIVALENT


Output 0 
$$$\rm R_{TH}$$$

Parameters	3.3V	Unit
R1	1105	Ohms
R2	1550	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.75	Volts

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Тур. <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5		V <sub>ccmax</sub>	V
I <sub>CCDR</sub>	Data Retention Current			1	6	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

## **Data Retention Waveform**



### Note:

<sup>4.</sup> Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100 \, \mu s$  or stable at  $V_{CC(min.)} \ge 100 \, \mu s$ .



## Switching Characteristics Over the Operating Range<sup>[5]</sup>

		WCMA20	08U1B-70	
Parameter	Description	Min.	Max.	Unit
READ CYCLE		•		
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[6]</sup>	10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[6, 7]</sup>		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power-Up	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-Down		70	ns
WRITE CYCLE <sup>[8,]</sup>		•		
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	60		ns
t <sub>AW</sub>	Address Set-Up to Write End	60		ns
$t_{HA}$	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>SD</sub>	Data Set-Up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	10		ns


Test conditions assume signal transition time of 5 ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>QL</sub>/I<sub>OH</sub> and 30 pF load capacitance.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.


 <sup>7.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 8. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



## **Switching Waveforms**

## Read Cycle No. 1 (Address Transition Controlled) $^{[9,\ 10]}$






- Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.




## Switching Waveforms (continued)

# Write Cycle No. 1 $\overline{\text{(WE Controlled)}}^{[8,\,12,\,14]}$



# Write Cycle No. 2 ( $\overline{\text{CE}}_{1}$ or $\text{CE}_{2}$ Controlled) [8, 12, 14]




## Notes:

- 12. Data I/O is high impedance if OE = V<sub>IH</sub>.
  13. During this period, the I/Os are in output state and input signals should not be applied.
  14. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[14]}$





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )




## **Ordering Information**


•	Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
	70	WCMA2008U1B-FF70	FB36A	36-ball Fine Pitch BGA (6.0 mm x 8.0 mm x 1.0 mm)	Industrial


## **Package Diagrams**

## 36-Lead VFBGA (6.0 mm x 8.0 mm x 1.0 mm) FB36A



TOP VIEW





51-85149-\*\*



Document Title: WCMA2008U1B, 256K x 8 Static RAM								
REV.	Spec #	ECN#	Issue Date	Orig. of Change	Description of Change			
**	38-05321	117495	3/18/2002	CBD	New Data Sheet			