

MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER
740 FAMILY / 38000 SERIES

3820
Group

User's Manual



MITSUBISHI
ELECTRIC

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

Preface

This user's manual describes Mitsubishi's CMOS 8-bit microcomputers 3820 Group.

After reading this manual, the user should have a thorough knowledge of the functions and features of the 3820 Group, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

For details of software, refer to the “**SERIES 740 <SOFTWARE> USER'S MANUAL.**”

BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

1. Organization

● CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer, operation of each peripheral function and electric characteristics.

● CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of related registers.

● CHAPTER 3 APPENDIX

This chapter includes precautions for systems development using the microcomputer, a list of control registers, the masking confirmation forms (mask ROM version), ROM programming confirmation forms (One Time PROM version) and mark specification forms which are to be submitted when ordering.

2. Structure of register

The figure of each register structure describes its functions, contents at reset, and attributes as follows :

Bits								Bit attributes (Note 2)		
Values immediately after reset release (Note 1)										
b7	b6	b5	b4	b3	b2	b1	b0			
			1							
CPU mode register (CPUM) [Address:3B 16]										
B	Name						Functions	At reset	R	W
0	Processor mode bits						b150 00: Single-chip mode 01: } Not available 10: } 11: }	0	○	○
1								0	○	○
2	Stack page selection bit						0: 0 page 1: 1 page	0	○	○
3	Fix this bit to "1."							1	1	1
4	Port Xc switch bit						0: I/O port 1: X _{CIN} , X _{COUT}	0	○	x
5	Main clock (X _{IN} -X _{OUT}) stop bit						0: Oscillating 1: Stopped	0	○	○
6	Main clock division ratio selection bit						0: f(X _{IN})/2 (high-speed mode) 1: f(X _{IN})/8 (middle-speed mode)	1	○	○
7	Internal system clock selection bit						0: X _{IN} -X _{OUT} selected (middle/high-speed mode) 1: X _{CIN} -X _{COUT} selected (low-speed mode)	0	○	○

■ : Bit in which nothing is allocated

■ : Bit that is not used for control of the corresponding function

Notes 1: Values immediately after reset release

0....."0" at reset release

1....."1" at reset release

?.....Undefined or reset release

2: Bit attributes.....The attributes of control register bits are classified into 3 types : read-only, write-only and read and write. In the figure, these attributes are represented as follows :

R.....Read

○Read enabled

xRead disabled

0Fixed to "0"

1Fixed to "1"

W.....Write

○Write enabled

xWrite disabled

*Only "0" write enabled

0Fix to "0"

1Fix to "1"

Table of contents

CHAPTER 1. HARDWARE

DESCRIPTION	1-2
FEATURES	1-2
APPLICATIONS	1-2
PIN CONFIGURATION (TOP VIEW)	1-3
FUNCTIONAL BLOCK DIAGRAM (Package: 80P6N-A)	1-4
PIN DESCRIPTION	1-5
PART NUMBERING	1-7
GROUP EXPANSION	1-8
GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)	1-9
GROUP EXPANSION (LOW POWER SOURCE VOLTAGE VERSION)	1-10
FUNCTIONAL DESCRIPTION	1-11
Central Processing Unit (CPU)	1-11
CPU Mode Register	1-11
MEMORY	1-12
Special Function Register (SFR) Area	1-12
RAM	1-12
ROM	1-12
Interrupt Vector Area	1-12
Zero Page	1-12
Special Page	1-12
I/O PORTS	1-14
Direction Registers (ports P2, P41–P47, and P5–P7)	1-14
Direction Registers (ports P0 and P1)	1-14
Ports P3 and P40	1-14
Pull-up/Pull-down Control	1-14
INTERRUPTS	1-19
Interrupt Control	1-19
Interrupt Operation	1-19
Notes on Use	1-19
Key Input Interrupt (Key-on Wake up)	1-21
TIMERS	1-22
Timer X	1-23
Timer X Write Control	1-23
Note on CNTR0 Interrupt Active Edge Selection	1-23
Real Time Port Control	1-23
Timer Y	1-24
Note on CNTR1 Interrupt Active Edge Selection	1-24
Timer 1, Timer 2, Timer 3	1-25
Timer 2 Write Control	1-25
Timer 2 Output Control	1-25
Note on Timer 1 to Timer 3	1-25
SERIAL I/O1	1-26
Clock Synchronous Serial I/O Mode	1-26
Serial I/O1 Control Register (SIO1CON) 001A16	1-28
UART Control Register (UARTCON) 001B16	1-28
Serial I/O1 Status Register (SIO1STS) 001916	1-28
Transmit Buffer/Receive Buffer Register (TB/RB) 001816	1-28
Baud Rate Generator (BRG) 001C16	1-28
SERIAL I/O2	1-30
Serial I/O2 Control Register (SIO2CON) 001D16	1-30

LCD DRIVE CONTROL CIRCUIT	1-32
Bias Control and Applied Voltage to LCD Power Input Pins	1-34
Common Pin and Duty Ratio Control	1-34
LCD Display RAM	1-35
LCD Drive Timing	1-35
WATCHDOG TIMER	1-38
Initial Value of Watchdog Timer	1-38
Watchdog Timer Operation	1-38
φ CLOCK OUTPUT FUNCTION	1-39
RESET CIRCUIT	1-40
CLOCK GENERATING CIRCUIT	1-42
Frequency Control	1-42
Oscillation Control	1-42
NOTES ON PROGRAMMING	1-45
Processor Status Register	1-45
Interrupt	1-45
Decimal Calculations	1-45
Timers	1-45
Multiplication and Division Instructions	1-45
Ports	1-45
Serial I/O	1-45
Instruction Execution Time	1-45
DATA REQUIRED FOR MASK ORDERS	1-46
ROM PROGRAMMIG METHOD	1-46
Absolute maximum ratings	1-47
Recommended operating conditions	1-47
Electrical characteristics	1-49
Timing requirements 1	1-51
Timing requirements 2	1-51
Switching characteristics 1	1-52
Switching characteristics 2	1-52
Absolute maximum ratings (Extended operating temperature version)	1-53
Recommended operating conditions (Extended operating temperature version)	1-53
Electrical characteristics (Extended operating temperature version)	1-55
Timing requirements 1 (Extended operating temperature version)	1-57
Timing requirements 2 (Extended operating temperature version)	1-57
Switching characteristics 1 (Extended operating temperature version)	1-58
Switching characteristics 2 (Extended operating temperature version)	1-58
Absolute maximum ratings (Low power source voltage version)	1-59
Recommended operating conditions (Low power source voltage version)	1-59
Electrical characteristics (Low power source voltage version)	1-61
Timing requirements 1 (Low power source voltage version)	1-63
Timing requirements 2 (Low power source voltage version)	1-63
Switching characteristics 1 (Low power source voltage version)	1-64
Switching characteristics 2 (Low power source voltage version)	1-64
Timing diagram	1-65
STANDARD CHARACTERISTICS	1-66
Power Source Current Characteristic Examples (I _{CC} –V _{CC} characteristics)	1-66
Power Source Frequency Characteristic Examples	1-68
Port Standard Characteristic Examples	1-69

Table of contents

CHAPTER 2. APPLICATION

2.1 I/O pins	2-2
2.1.1 I/O ports	2-2
2.1.2 Function pins	2-7
2.1.3 Application examples	2-8
2.1.4 Notes on use	2-12
2.2 Interrupts	2-15
2.2.1 Explanation of operations	2-15
2.2.2 Control	2-19
2.2.3 Related registers	2-22
2.2.4 INT interrupts	2-28
2.2.5 Key input interrupt	2-29
2.2.6 Notes on use	2-31
2.3 Timer X and timer Y	2-32
2.3.1 Explanation of timer X operations	2-32
2.3.2 Explanation of timer Y operations	2-42
2.3.3 Related registers	2-50
2.3.4 Register setting example	2-66
2.3.5 Application examples	2-75
2.3.6 Notes on use	2-82
2.4 Timer 1, timer 2, and timer 3	2-85
2.4.1 Explanation of operations	2-85
2.4.2 Related registers	2-90
2.4.3 Register setting example	2-99
2.4.4 Application example	2-100
2.4.5 Notes on use	2-102
2.5 Serial I/O1	2-103
2.5.1 Explanation of operations	2-103
2.5.2 Pins	2-120
2.5.3 Related registers	2-121
2.5.4 Register setting example	2-129
2.5.5 Notes on use	2-139
2.6 Serial I/O2	2-141
2.6.1 Explanation of operations	2-141
2.6.2 Pins	2-148
2.6.3 Related registers	2-149
2.6.4 Register setting example	2-152
2.6.5 Notes on use	2-154
2.7 LCD drive control circuit	2-155
2.7.1 Explanation of operations	2-155
2.7.2 Pins	2-156
2.7.3 Related registers	2-159
2.7.4 Register setting example	2-166
2.7.5 Application examples	2-168
2.7.6 Notes on use	2-172
2.8 Watchdog timer	2-173
2.8.1 Explanation of operations	2-173
2.8.2 Related register	2-175
2.9 Standby function	2-176
2.9.1 Stop mode	2-176
2.9.2 Wait mode	2-181
2.9.3 State transitions of internal clock ϕ	2-184

2.10 Reset	2-185
2.10.1 Explanation of operations	2-185
2.10.2 Internal state of the microcomputer immediately after reset release	2-187
2.10.3 Reset circuit	2-188
2.10.4 Notes on the RESET pin	2-189
2.11 Oscillation circuit	2-190
2.11.1 Oscillation circuit	2-190
2.11.2 Internal clock ϕ	2-192
2.11.3 Oscillating operation	2-194
2.11.4 Oscillation stabilizing time	2-197

CHAPTER 3. APPENDIX

3.1 Built-in PROM version	3-2
3.1.1 Product expansion	3-3
3.1.2 Performance overview	3-4
3.1.3 Pin configuration	3-5
3.1.4 Functional block diagram	3-8
3.1.5 Notes on use	3-9
3.2 Countermeasures against noise	3-11
3.2.1 Shortest wiring length	3-11
3.2.2 Connection of a bypass capacitor across the VSS line and the VCC line	3-12
3.2.3 Oscillator concerns	3-13
3.2.4 Installing an oscillator away from signal lines where potential levels change frequently	3-14
3.2.5 Oscillator protection using VSS pattern	3-14
3.2.6 Set up for I/O ports	3-14
3.2.7 Providing of watchdog timer function by software	3-15
3.3 Control registers	3-16
3.4 List of instruction codes	3-29
3.5 Machine instructions	3-30
3.6 Mask ROM ordering method	3-40
3.7 Mark specification form	3-52
3.8 Package outlines	3-54
3.9 SFR allocation	3-56
3.10 Pin configuration	3-57

List of figures

CHAPTER 1. HARDWARE

Fig. 1 Pin configuration of M38203M4-XXXFP	1-2
Fig. 2 Pin configuration of M38203M4-XXXGP/HP	1-3
Fig. 3 Function block diagram	1-4
Fig. 4 Part numbering	1-7
Fig. 5 Memory expansion plan (1)	1-8
Fig. 6 Memory expansion plan (2)	1-9
Fig. 7 Memory expansion plan (3)	1-10
Fig. 8 Structure of CPU mode register	1-11
Fig. 9 Memory map diagram	1-12
Fig. 10 Memory map of special function register (SFR)	1-14
Fig. 11 Structure of PULL register A and PULL register B	1-15
Fig. 12 Port block diagram (1)	1-16
Fig. 13 Port block diagram (2)	1-17
Fig. 14 Port block diagram (3)	1-18
Fig. 15 Interrupt control	1-20
Fig. 16 Structure of interrupt-related registers	1-21
Fig. 17 Connection example when using key input interrupt and port P2 block diagram	1-21
Fig. 18 Timer block diagram	1-22
Fig. 19 Structure of timer X mode register	1-23
Fig. 20 Structure of timer Y mode register	1-24
Fig. 21 Structure of timer 123 mode register	1-25
Fig. 22 Block diagram of clock synchronous serial I/O1	1-26
Fig. 23 Operation of clock synchronous serial I/O1 function	1-26
Fig. 24 Block diagram of UART serial I/O1	1-27
Fig. 25 Operation of UART serial I/O1 function	1-27
Fig. 26 Structure of serial I/O1 control registers	1-29
Fig. 27 Structure of serial I/O2 control register	1-29
Fig. 28 Block diagram of serial I/O2 function	1-30
Fig. 29 Timing of serial I/O2 function	1-31
Fig. 30 Structure of segment output enable register and LCD mode register	1-32
Fig. 31 Block diagram of LCD controller/driver	1-33
Fig. 32 Example of circuit at each bias	1-34
Fig. 33 LCD display RAM map	1-35
Fig. 34 LCD drive waveform (1/2 bias)	1-36
Fig. 35 LCD drive waveform (1/3 bias)	1-37
Fig. 36 Watchdog timer block diagram	1-38
Fig. 37 Structure of watchdog timer control register	1-38
Fig. 38 Structure of ϕ output control register	1-39
Fig. 39 Example of reset circuit	1-40
Fig. 40 Internal state of microcomputer immediately after reset	1-40
Fig. 41 Reset sequence	1-41
Fig. 42 Ceramic resonator circuit	1-42
Fig. 43 External clock input circuit	1-42
Fig. 44 Clock generating circuit block diagram	1-43
Fig. 45 State transitions of internal clock ϕ	1-44
Fig. 46 Programming and testing of One Time PROM version	1-46
Fig. 47 Circuit for measuring output switching characteristics	1-64
Fig. 48 Timing diagram	1-65
Fig. 49 I_{CC} - V_{CC} characteristic example ($f(XIN) = 8 \text{ MHz}$)	1-66
Fig. 50 I_{CC} - V_{CC} characteristic example ($f(XIN) = 4 \text{ MHz}$)	1-66
Fig. 51 I_{CC} - V_{CC} characteristic example ($f(XIN) = 32 \text{ kHz}$, oscillator used)	1-67
Fig. 52 I_{CC} - $f(XIN)$ characteristic example ($V_{CC} = 3.0 \text{ V}$)	1-68

Fig. 53 ICC-f(XIN) characteristic example (VCC = 5.0 V)	1-68
Fig. 54 IOH-VOH characteristic example of CMOS output port at P-channel drive (P0, P1, P3)	1-69
Fig. 55 IOL-VOL characteristic example of CMOS output port at N-channel drive (P0, P1, P3)	1-69
Fig. 56 IOH-VOH characteristic example of CMOS output port at P-channel drive (P2, P5, P6, P7) ...	1-70
Fig. 57 IOL-VOL characteristic example of CMOS output port at N-channel drive (P2, P5, P6, P7)	1-70

CHAPTER 2. APPLICATION

Fig. 2.1.1 I/O port write and read	2-2
Fig. 2.1.2 Structure of port Pi (i = 2, 4 to 7) direction register	2-3
Fig. 2.1.3 Structure of ports P0 and P1 direction registers	2-4
Fig. 2.1.4 Port direction register setting example	2-5
Fig. 2.1.5 Structure of PULL register A	2-6
Fig. 2.1.6 Structure of PULL register B	2-6
Fig. 2.1.7 Connection example 1 for key input	2-8
Fig. 2.1.8 Key input control procedure 1	2-8
Fig. 2.1.9 Timing diagram 1 where switch A is pressed	2-9
Fig. 2.1.10 Connection example 2 for key input	2-10
Fig. 2.1.11 Key input control procedure 2	2-10
Fig. 2.1.12 Timing diagram 2 where switch A is pressed	2-11
Fig. 2.2.1 Interrupt operation diagram	2-15
Fig. 2.2.2 Changes of stack pointer and program counter upon acceptance of interrupt request ...	2-17
Fig. 2.2.3 Processing time up to execution of interrupt processing routine	2-18
Fig. 2.2.4 Timing after acceptance of interrupt request	2-18
Fig. 2.2.5 Interrupt control diagram	2-19
Fig. 2.2.6 Example of multiple interrupts	2-21
Fig. 2.2.7 Memory allocation of interrupt-related registers	2-22
Fig. 2.2.8 Structure of interrupt edge selection register	2-22
Fig. 2.2.9 Structure of interrupt request register 1	2-23
Fig. 2.2.10 Structure of interrupt request register 2	2-24
Fig. 2.2.11 Structure of interrupt control register 1	2-25
Fig. 2.2.12 Structure of interrupt control register 2	2-26
Fig. 2.2.13 Structure of processor status register	2-27
Fig. 2.2.14 Structure of interrupt edge selection register	2-28
Fig. 2.2.15 Connection example when key input interrupt is used, and port P2 block diagram	2-29
Fig. 2.2.16 Setting values (corresponding to Figure 2.2.15) of key input interrupt-related registers	2-30
Fig. 2.2.17 Register setting example	2-31
Fig. 2.3.1 Timer mode operation example	2-33
Fig. 2.3.2 Pulse output mode operation example	2-35
Fig. 2.3.3 Event counter mode operation example	2-37
Fig. 2.3.4 Pulse width measurement mode operation example	2-39
Fig. 2.3.5 Timer mode operation example with real time port function	2-41
Fig. 2.3.6 Timer mode operation example	2-43
Fig. 2.3.7 Period measurement mode operation example	2-45
Fig. 2.3.8 Event counter mode operation example	2-47
Fig. 2.3.9 Pulse width HL continuously measurement mode operation example	2-49
Fig. 2.3.10 Memory allocation of timer X- and the timer Y-related registers	2-50
Fig. 2.3.11 Structure of port P5 direction register	2-51
Fig. 2.3.12 Structure of port P6 direction register	2-52
Fig. 2.3.13 Structure of timer X latch	2-53
Fig. 2.3.14 Structure of timer X counter	2-54
Fig. 2.3.15 Structure of timer Y latch	2-55
Fig. 2.3.16 Structure of timer Y counter	2-56
Fig. 2.3.17 Structure of timer X mode register	2-57
Fig. 2.3.18 Structure of timer Y mode register	2-60
Fig. 2.3.19 Structure of interrupt request register 1	2-62
Fig. 2.3.20 Structure of interrupt request register 2	2-63
Fig. 2.3.21 Structure of interrupt control register 1	2-64

List of figures

Fig. 2.3.22 Structure of interrupt control register 2	2-65
Fig. 2.3.23 Example of setting registers for using timer mode	2-66
Fig. 2.3.24 Example of setting registers for using pulse output mode	2-67
Fig. 2.3.25 Example of setting registers for using event counter mode	2-68
Fig. 2.3.26 Example of setting registers for using pulse width measurement mode	2-69
Fig. 2.3.27 Example of setting registers for using RTP	2-70
Fig. 2.3.28 Example of setting registers for using timer mode	2-71
Fig. 2.3.29 Example of setting registers for using period measurement mode	2-72
Fig. 2.3.30 Example of setting registers for using event counter mode	2-73
Fig. 2.3.31 Example of setting registers for using pulse width HL continuously measurement mode	2-74
Fig. 2.3.32 Example of peripheral circuit	2-75
Fig. 2.3.33 Connection of timer and setting of division ratio	2-75
Fig. 2.3.34 Setting of related registers	2-76
Fig. 2.3.35 Control procedure	2-76
Fig. 2.3.36 Example of peripheral circuit	2-77
Fig. 2.3.37 Setting of related registers	2-77
Fig. 2.3.38 Ringer signal waveform	2-78
Fig. 2.3.39 Operation timing when ringing pulse is input	2-78
Fig. 2.3.40 Control procedure	2-79
Fig. 2.3.41 Application connection example when RTP is used	2-80
Fig. 2.3.42 RTP output example	2-80
Fig. 2.3.43 Timer X interrupt processing procedure example when RTP is used	2-81
Fig. 2.4.1 Timer mode operation example	2-86
Fig. 2.4.2 Rewriting example of counter and latch corresponding to timers 1 or 3	2-87
Fig. 2.4.3 Rewriting example of timer 2 counter and timer 2 latch (Writing in timer 2 latch only)	2-88
Fig. 2.4.4 Pulse output example	2-89
Fig. 2.4.5 Memory allocation of timer-related registers	2-90
Fig. 2.4.6 Structure of latches	2-91
Fig. 2.4.7 Structure of timer counters	2-92
Fig. 2.4.8 Structure of timer 123 mode register	2-93
Fig. 2.4.9 Structure of interrupt request register 1	2-95
Fig. 2.4.10 Structure of interrupt request register 2	2-96
Fig. 2.4.11 Structure of interrupt control register 1	2-97
Fig. 2.4.12 Structure of interrupt control register 2	2-98
Fig. 2.4.13 Example of setting registers for timers 1, 2, and 3	2-99
Fig. 2.4.14 Setting of related registers	2-100
Fig. 2.4.15 Control procedure	2-101
Fig. 2.5.1 External connection example in clock synchronous mode	2-103
Fig. 2.5.2 Shift clock	2-104
Fig. 2.5.3 Transmit operation in clock synchronous mode	2-107
Fig. 2.5.4 Transmit timing example in clock synchronous mode	2-108
Fig. 2.5.5 Receive operation in clock synchronous mode	2-110
Fig. 2.5.6 Receive timing example in clock synchronous mode	2-110
Fig. 2.5.7 Transmit/receive timing example in clock synchronous mode	2-111
Fig. 2.5.8 External connection example in UART mode	2-112
Fig. 2.5.9 Transfer data format in UART mode	2-114
Fig. 2.5.10 All transfer data formats in UART mode	2-115
Fig. 2.5.11 Transmit timing example in UART mode	2-117
Fig. 2.5.12 Receive timing example in UART mode	2-119
Fig. 2.5.13 Memory allocation of serial I/O1-related registers	2-121
Fig. 2.5.14 Structure of transmit/receive buffer register	2-121
Fig. 2.5.15 Structure of serial I/O1 status register	2-122
Fig. 2.5.16 Structure of serial I/O1 control register	2-124
Fig. 2.5.17 Structure of UART control register	2-127
Fig. 2.5.18 Transmitting method in clock synchronous mode (1)	2-129
Fig. 2.5.19 Transmitting method in clock synchronous mode (2)	2-130
Fig. 2.5.20 Receiving method in clock synchronous mode (1)	2-131
Fig. 2.5.21 Receiving method in clock synchronous mode (2)	2-132

Fig. 2.5.22 Transmitting method in UART mode (1)	2-133
Fig. 2.5.23 Transmitting method in UART mode (2)	2-134
Fig. 2.5.24 Receiving method in UART mode (1)	2-135
Fig. 2.5.25 Receiving method in UART mode (2)	2-136
Fig. 2.6.1 External connection example of serial I/O2	2-141
Fig. 2.6.2 Shift clock	2-142
Fig. 2.6.3 Transmit operation of serial I/O2	2-144
Fig. 2.6.4 Transmit timing example of serial I/O2	2-144
Fig. 2.6.5 Receive operation of serial I/O2	2-146
Fig. 2.6.6 Receive timing example of serial I/O2	2-146
Fig. 2.6.7 Transmit/receive timing example of serial I/O2 (P53/SRDY2 pin is used)	2-147
Fig. 2.6.8 Memory allocation of serial I/O2-related registers	2-149
Fig. 2.6.9 Structure of serial I/O2 control register	2-149
Fig. 2.6.10 Structure of serial I/O2 register	2-151
Fig. 2.6.11 Transmitting method of serial I/O2	2-152
Fig. 2.6.12 Receiving method of serial I/O2	2-153
Fig. 2.7.1 Memory allocation of LCD display-related registers	2-159
Fig. 2.7.2 Structure of segment output enable register	2-160
Fig. 2.7.3 Structure of LCD mode register	2-162
Fig. 2.7.4 Structure of port P0 direction register	2-163
Fig. 2.7.5 Structure of port P1 direction register	2-164
Fig. 2.7.6 Structure of PULL register A	2-165
Fig. 2.7.7 Example of setting registers for LCD display (1)	2-166
Fig. 2.7.8 Example of setting registers for LCD display (2)	2-167
Fig. 2.7.9 8-segment LCD panel display pattern example when the duty ratio number is 4	2-168
Fig. 2.7.10 LCD panel example	2-169
Fig. 2.7.11 Segment allocation example	2-169
Fig. 2.7.12 LCD display RAM setting example	2-169
Fig. 2.7.13 Setting of related registers	2-170
Fig. 2.7.14 Control procedure	2-171
Fig. 2.8.1 Internal reset signal output timing	2-173
Fig. 2.8.2 Structure of watchdog timer control register	2-175
Fig. 2.9.1 Oscillation stabilizing time at restoration by reset input	2-177
Fig. 2.9.2 Execution sequence example at restoration by occurrence of INT0 interrupt request ..	2-179
Fig. 2.9.3 Reset input time	2-182
Fig. 2.9.4 State transitions of internal clock ϕ	2-184
Fig. 2.10.1 Internal reset state hold/release timing	2-185
Fig. 2.10.2 Internal processing sequence immediately after reset release	2-186
Fig. 2.10.3 Internal state of microcomputer immediately after reset release	2-187
Fig. 2.10.4 Poweron reset conditions	2-188
Fig. 2.10.5 Poweron reset circuit examples	2-188
Fig. 2.11.1 Oscillation circuit example using ceramic resonators	2-190
Fig. 2.11.2 External clock input circuit example	2-191
Fig. 2.11.3 Clock generating circuit block diagram	2-192
Fig. 2.11.4 Structure of ϕ output control register	2-193
Fig. 2.11.5 State transitions of internal clock ϕ	2-196
Fig. 2.11.6 Oscillation stabilizing time at poweron	2-197
Fig. 2.11.7 Oscillation stabilizing time at reoscillation of XIN	2-198

List of figures

CHAPTER 3. APPENDIX

Fig. 3.1.1 Pin configuration of EPROM version (top view)	3-5
Fig. 3.1.2 Pin configuration of One Time PROM version (top view) (1)	3-6
Fig. 3.1.3 Pin configuration of One Time PROM version (top view) (2)	3-7
Fig. 3.1.4 Functional block diagram of built-in PROM version	3-8
Fig. 3.1.5 Programming and testing of One Time PROM version (shipped in blank)	3-10
Fig. 3.2.1 Wiring for the RESET input pin	3-11
Fig. 3.2.2 Wiring for clock I/O pins	3-11
Fig. 3.2.3 Wiring for the VPP pin of the One Time PROM and the EPROM version	3-12
Fig. 3.2.4 Bypass capacitor across the VSS line and the VCC line	3-12
Fig. 3.2.5 Analog signal line and a resistor and a capacitor	3-13
Fig. 3.2.6 Wiring for a large current signal line	3-13
Fig. 3.2.7 Wiring to a signal line where potential levels change frequently	3-14
Fig. 3.2.8 VSS pattern on the underside of an oscillator	3-14
Fig. 3.2.9 Setup for I/O ports	3-14
Fig. 3.2.10 Watchdog timer by software	3-15
Fig. 3.3.1 Structure of port P0 and P1 direction registers	3-16
Fig. 3.3.2 Structure of port Pi (i = 2, 4 to 7) direction registers	3-16
Fig. 3.3.3 Structure of PULL register A	3-17
Fig. 3.3.4 Structure of PULL register B	3-17
Fig. 3.3.5 Structure of serial I/O1 status register	3-18
Fig. 3.3.6 Structure of serial I/O1 control register	3-19
Fig. 3.3.7 Structure of UART control register	3-20
Fig. 3.3.8 Structure of serial I/O2 control register	3-20
Fig. 3.3.9 Structure of timer X mode register	3-21
Fig. 3.3.10 Structure of timer Y mode register	3-22
Fig. 3.3.11 Structure of timer 123 mode register	3-23
Fig. 3.3.12 Structure of ϕ output control register	3-23
Fig. 3.3.13 Structure of watchdog timer control register	3-24
Fig. 3.3.14 Structure of segment output register	3-24
Fig. 3.3.15 Structure of LCD mode register	3-25
Fig. 3.3.16 Structure of interrupt edge selection register	3-26
Fig. 3.3.17 Structure of CPU mode register	3-26
Fig. 3.3.18 Structure of interrupt request register 1	3-27
Fig. 3.3.19 Structure of interrupt request register 2	3-27
Fig. 3.3.20 Structure of interrupt control register 1	3-28
Fig. 3.3.21 Structure of interrupt control register 2	3-28

List of tables

CHAPTER 1. HARDWARE

Table 1 Pin description (1)	1-5
Table 2 Pin description (2)	1-6
Table 3 List of supported products (1)	1-8
Table 4 List of supported products (2)	1-9
Table 5 I/O ports functions	1-15
Table 6 Interrupt vector addresses and priority	1-19
Table 7 Maximum number of display pixels at each duty ratio	1-32
Table 8 Bias control and applied voltage to VL1–VL3	1-34
Table 9 Duty ratio control and common pins used	1-34
Table 10 Programming adapter	1-46
Table 11 Absolute maximum ratings	1-47
Table 12 Recommended operating conditions (1)	1-47
Table 13 Recommended operating conditions (2)	1-48
Table 14 Electrical characteristics (1)	1-49
Table 15 Electrical characteristics (2)	1-50
Table 16 Timing requirements 1	1-51
Table 17 Timing requirements 2	1-51
Table 18 Switching characteristics 1	1-52
Table 19 Switching characteristics 2	1-52
Table 20 Absolute maximum ratings (Extended operating temperature version)	1-53
Table 21 Recommended operating conditions (Extended operating temperature version) (1)	1-53
Table 22 Recommended operating conditions (Extended operating temperature version) (2)	1-54
Table 23 Electrical characteristics (Extended operating temperature version) (1)	1-55
Table 24 Electrical characteristics (Extended operating temperature version) (2)	1-56
Table 25 Timing requirements 1 (Extended operating temperature version)	1-57
Table 26 Timing requirements 2 (Extended operating temperature version)	1-57
Table 27 Switching characteristics 1 (Extended operating temperature version)	1-58
Table 28 Switching characteristics 2 (Extended operating temperature version)	1-58
Table 29 Absolute maximum ratings (Low power source voltage version)	1-59
Table 30 Recommended operating conditions (Low power source voltage version) (1)	1-59
Table 31 Recommended operating conditions (Low power source voltage version) (2)	1-60
Table 32 Electrical characteristics (Low power source voltage version) (1)	1-61
Table 33 Electrical characteristics (Low power source voltage version) (2)	1-62
Table 34 Timing requirements 1 (Low power source voltage version)	1-63
Table 35 Timing requirements 2 (Low power source voltage version)	1-63
Table 36 Switching characteristics 1 (Low power source voltage version)	1-64
Table 37 Switching characteristics 2 (Low power source voltage version)	1-64

CHAPTER 2. APPLICATION

Table 2.1.1 Memory allocation of port registers	2-3
Table 2.1.2 Memory allocation of port direction registers	2-4
Table 2.1.3 I/O ports which either pull-up or pull-down is controlled by software	2-5
Table 2.1.4 Termination of unused pins	2-14
Table 2.2.1 Interrupt sources and interrupt request generating conditions	2-16
Table 2.2.2 List of interrupt bits for individual interrupt sources	2-20
Table 2.3.1 Real time ports and bits for storing data	2-40
Table 2.3.2 Relation between timer X operating mode bits and operating modes	2-58
Table 2.3.3 Relation between timer Y operating mode bits and operating modes	2-61
Table 2.3.4 Table example for timer X setting value	2-81
Table 2.3.5 Table example for RTP setting value	2-81

List of tables

Table 2.4.1 Relation between timer 2 count source selection bit and count sources	2-94
Table 2.4.2 Relation between timer 3 count source selection bit and count sources	2-94
Table 2.4.3 Relation between timer 1 count source selection bit and count sources	2-94
Table 2.5.1 Baud rate selection table (reference values)	2-113
Table 2.5.2 Each bit function of UART transmit data	2-114
Table 2.5.3 Control contents of transmit enable bit	2-125
Table 2.5.4 Control contents of receive enable bit	2-126
Table 2.5.5 Relation between UART control register and transfer data formats	2-128
Table 2.6.1 Relation between internal synchronization clock selection bit and synchronizing clock	2-150
Table 2.7.1 Pin functions by setting segment output enable register	2-156
Table 2.7.2 Pin functions by setting the corresponding registers when they are not used as segment output pins ..	2-157
Table 2.7.3 Setting of segment output pins for LCD display	2-157
Table 2.7.4 Setting of input port P3 and I/O ports P0, P1	2-158
Table 2.7.5 Setting of pull-down pins	2-158
Table 2.8.1 Program runaway detection time (maximum)	2-173
Table 2.9.1 State in stop mode	2-176
Table 2.9.2 State in wait mode	2-181
Table 2.10.1 Timers 1 and 2 at reset	2-186

CHAPTER 3. APPENDIX

Table 3.1.1 Product expansion of built-in PROM version	3-3
Table 3.1.2 Performance overview of built-in PROM version	3-4



CHAPTER 1

HARDWARE

DESCRIPTION
FEATURES
APPLICATIONS
PIN CONFIGURATION
FUNCTIONAL BLOCK
PIN DESCRIPTION
PART NUMBERING
GROUP EXPANSION
FUNCTIONAL DESCRIPTION
NOTES ON PROGRAMMING
DATA REQUIRED FOR MASK
ORDERS
ROM PROGRAMMING METHOD


PIN CONFIGURATION (TOP VIEW)

Fig. 2 Pin configuration of M38203M4-XXXGP/ HP


FUNCTIONAL BLOCK DIAGRAM (Package : 80P6N-A)

Fig. 3 Functional block diagram

PIN DESCRIPTION

Table 1. Pin description (1)

Pin	Name	Function	
			Function except a port function
VCC	Power source	<ul style="list-style-type: none"> Apply voltage of 2.5 V to 5.5 V to VCC, and 0 V to VSS. (Extended operating temperature version : 3.0 V to 5.5 V) 	
VSS			
RESET	Reset input	<ul style="list-style-type: none"> Reset input pin for active "L" 	
XIN	Clock input	<ul style="list-style-type: none"> Input and output pins for the main clock generating circuit. Feedback resistor is built in between XIN pin and XOUT pin. Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open. This clock is used as the oscillating source of system clock. 	
XOUT	Clock output		
VL1 – VL3	LCD power source	<ul style="list-style-type: none"> Input $0 \leq VL1 \leq VL2 \leq VL3 \leq VCC$ voltage Input 0 – VL3 voltage to LCD 	
COM0 – COM3	Common output	<ul style="list-style-type: none"> LCD common output pins COM2 and COM3 are not used at 1/2 duty ratio. COM3 is not used at 1/3 duty ratio. 	
SEG0 – SEG15	Segment output	<ul style="list-style-type: none"> LCD segment output pins 	
P00/SEG24 – P07/SEG31	I/O port P0	<ul style="list-style-type: none"> 8-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each port to be individually programmed as either input or output. Pull-down control is enabled. 	<ul style="list-style-type: none"> LCD segment pins
P10/SEG32 – P17/SEG39	I/O port P1	<ul style="list-style-type: none"> 8-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each port to be individually programmed as either input or output. Pull-down control is enabled. 	
P20 – P27	I/O port P2	<ul style="list-style-type: none"> 8-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled. 	<ul style="list-style-type: none"> Key input (key-on wake up) interrupt input pins
P30/SEG16 – P37/SEG23	Input port P3	<ul style="list-style-type: none"> 8-bit Input port CMOS compatible input level Pull-down control is enabled. 	<ul style="list-style-type: none"> LCD segment pins
P40	Input port P4	<ul style="list-style-type: none"> 1-bit input pin CMOS compatible input level 	
P41/φ	I/O port P4	<ul style="list-style-type: none"> 7-bit I/O port CMOS compatible input level CMOS 3-state output structure I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled. 	<ul style="list-style-type: none"> φ clock output pin
P42/INT0, P43/INT1			<ul style="list-style-type: none"> Interrupt input pins
P44/RxD, P45/TxD, P46/SCLK1, P47/SRDY1			<ul style="list-style-type: none"> Serial I/O1 function pins

Table 2. Pin description (2)

Pin	Name	Function	Function except a port function
P50/SIN2, P51/SOUT2, P52/SCLK2, P53/SRDY2	I/O port P5	<ul style="list-style-type: none"> • 8-bit I/O port • CMOS compatible input level • CMOS 3-state output structure • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled. 	• Serial I/O2 function pins
P54/CNTR0, P55/CNTR1			• Timer function pins
P56/TOU _T			• Timer output pin
P57/INT ₂			• Interrupt input pin
P60/INT3/RTP0	I/O port P6	<ul style="list-style-type: none"> • 2-bit I/O port • CMOS compatible input level • CMOS 3-state output structure • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled. 	• Interrupt input pins(P60)
P61/RTP1			• Real time port function pin
P70/XCOUT, P71/XCIN	I/O port P7	<ul style="list-style-type: none"> • 2-bit I/O port • CMOS compatible input level • CMOS 3-state output structure • I/O direction register allows each pin to be individually programmed as either input or output. • Pull-up control is enabled. 	• Sub-clock generating circuit input pins (Connect a resonator. External clock cannot be used.)

PART NUMBERING

Product M3820 **3** **M** **4** - **XXX** **FP**

Package type

FP : 80P6N-A package
GP : 80P6S-A package
HP : 80P6D-A package
FS : 80D0 package

ROM number

Omitted in some types.

Normally, using hyphen

When electrical characteristic, or division of quality identification code using alphanumeric character

– : standard
D : Extended operating temperature version

ROM/PROM size

1 : 4096 bytes
2 : 8192 bytes
3 : 12288 bytes
4 : 16384 bytes
5 : 20480 bytes
6 : 24576 bytes
7 : 28672 bytes
8 : 32768 bytes

The first 128 bytes and the last 2 bytes of ROM are reserved areas ; they cannot be used.

Memory type

M : Mask ROM version
E : EPROM or One Time PROM version

RAM size

0 : 192 bytes
1 : 256 bytes
2 : 384 bytes
3 : 512 bytes
4 : 640 bytes
5 : 768 bytes
6 : 896 bytes
7 : 1024 bytes

Fig. 4 Part numbering

GROUP EXPANSION

Mitsubishi plans to expand the 3820 group as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions
- (2) ROM/PROM size 8 K to 32 K bytes
RAM size 512 to 1024 bytes

(3) Packages

- 80P6N-A 0.8 mm-pitch plastic molded QFP
80P6S-A 0.65 mm-pitch plastic molded QFP
80P6D-A 0.5 mm-pitch plastic molded QFP
80D0 0.8 mm-pitch ceramic LCC (EPROM version)




Fig. 5 Memory expansion plan (1)

Currently supported products are listed below.

Table 3. List of supported products (1)

As of April 1995

Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38203M4-XXXFP	16384 (16254)	512	80P6N-A	Mask ROM version
M38203E4-XXXFP				One Time PROM version
M38203E4FP				One Time PROM version (blank)
M38203M4-XXXGP			80P6S-A	Mask ROM version
M38203E4-XXXGP				One Time PROM version
M38203E4GP				One Time PROM version (blank)
M38203M4-XXXHP			80P6D-A	Mask ROM version
M38203E4-XXXHP				One Time PROM version
M38203E4HP				One Time PROM version (blank)
M38203E4FS			80D0	EPROM version
M38207M8-XXXFP	32768 (32638)	1024	80P6N-A	Mask ROM version
M38207E8-XXXFP				One Time PROM version
M38207E8FP				One Time PROM version (blank)
M38207M8-XXXGP			80P6S-A	Mask ROM version
M38207E8-XXXGP				One Time PROM version
M38207E8GP				One Time PROM version (blank)
M38207M8-XXXHP			80P6D-A	Mask ROM version
M38207E8-XXXHP				One Time PROM version
M38207E8HP				One Time PROM version (blank)
M38207E8FS			80D0	EPROM version


GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)

Mitsubishi plans to expand the 3820 group (extended operating temperature version) as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions

- (2) ROM size 16 K to 32 K bytes
RAM size 512 to 1024 bytes
(3) Packages
80P6N-A 0.8 mm-pitch plastic molded QFP

Memory Expansion Plan



Products under development: the development schedule and specification may be revised without notice.

Fig. 6 Memory expansion plan (2)

Currently supported products are listed below.

Table 4. List of supported products (2)

As of April 1995

Product	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38203M4DXXXFP	16384(16254)	512	80P6N-A	Mask ROM version
M38207M8DXXXFP	32768(32638)	1024	80P6N-A	Mask ROM version

GROUP EXPANSION (LOW POWER SOURCE VOLTAGE VERSION)


Mitsubishi plans to expand the 3820 group (low power source voltage version) as follows:

- (1) Support for mask ROM, One Time PROM, and EPROM versions
- (2) ROM/PROM size 8 K to 32 K bytes
RAM size 512 to 1024 bytes

(3) Packages

- 80P6N-A 0.8 mm-pitch plastic molded QFP
80P6S-A 0.65 mm-pitch plastic molded QFP
80P6D-A 0.5 mm-pitch plastic molded QFP
80D0 0.8 mm-pitch ceramic LCC (EPROM version)

Memory Expansion Plan



Products under development: the development schedule and specification may be revised without notice.

Fig. 7 Memory expansion plan (3)

Currently supported products are listed below.

Table 5. List of supported products (3)

As of April 1995

Product	ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38203M2L-XXXFP	8192 (8062)	512	80P6N-A	Mask ROM version
M38203M2L-XXXGP			80P6S-A	Mask ROM version
M38203M2L-XXXHP			80P6D-A	Mask ROM version
M38203M4L-XXXFP	80P6N-A		Mask ROM version	
M38203M4L-XXXGP	80P6S-A		Mask ROM version	
M38203M4L-XXXHP	80P6D-A		Mask ROM version	

FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The 3820 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 <Software> User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

CPU Mode Register

The CPU mode register is allocated at address 003B₁₆.

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.




Fig. 8 Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

The 256 bytes from addresses 0000_{16} to $00FF_{16}$ are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

The 256 bytes from addresses $FF00_{16}$ to $FFFF_{16}$ are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 9 Memory map diagram

0000 ₁₆	Port P0 (P0)	0020 ₁₆	Timer X (low-order) (TXL)
0001 ₁₆	Port P0 direction register (P0D)	0021 ₁₆	Timer X (high-order) (TXH)
0002 ₁₆	Port P1 (P1)	0022 ₁₆	Timer Y (low-order) (TYL)
0003 ₁₆	Port P1 direction register (P1D)	0023 ₁₆	Timer Y (high-order) (TYH)
0004 ₁₆	Port P2 (P2)	0024 ₁₆	Timer 1 (T1)
0005 ₁₆	Port P2 direction register (P2D)	0025 ₁₆	Timer 2 (T2)
0006 ₁₆	Port P3 (P3)	0026 ₁₆	Timer 3 (T3)
0007 ₁₆		0027 ₁₆	Timer X mode register (TXM)
0008 ₁₆	Port P4 (P4)	0028 ₁₆	Timer Y mode register (TYM)
0009 ₁₆	Port P4 direction register (P4D)	0029 ₁₆	Timer 123 mode register (T123M)
000A ₁₆	Port P5 (P5)	002A ₁₆	φ output control register (CKOUT)
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆	
000C ₁₆	Port P6 (P6)	002C ₁₆	
000D ₁₆	Port P6 direction register (P6D)	002D ₁₆	
000E ₁₆	Port P7 (P7)	002E ₁₆	
000F ₁₆	Port P7 direction register (P7D)	002F ₁₆	
0010 ₁₆		0030 ₁₆	
0011 ₁₆		0031 ₁₆	
0012 ₁₆		0032 ₁₆	
0013 ₁₆		0033 ₁₆	
0014 ₁₆		0034 ₁₆	
0015 ₁₆		0035 ₁₆	
0016 ₁₆	PULL register A (PULLA)	0036 ₁₆	
0017 ₁₆	PULL register B (PULLB)	0037 ₁₆	Watchdog timer control register (WDTCON)
0018 ₁₆	Transmit/Receive buffer register (TB/RB)	0038 ₁₆	Segment output enable register (SEG)
0019 ₁₆	Serial I/O1 status register (SIO1STS)	0039 ₁₆	LCD mode register (LM)
001A ₁₆	Serial I/O1 control register (SIO1CON)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C ₁₆	Interrupt request register 1(IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2(IREQ2)
001E ₁₆		003E ₁₆	Interrupt control register 1(ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2(ICON2)

Fig. 10 Memory map of special function register (SFR)

I/O PORTS

Direction Registers (ports P2, P41–P47, and P5–P7)

The 3820 group has 43 programmable I/O pins arranged in seven I/O ports (ports P0–P2 and P4–P7). The I/O ports P2, P41–P47, and P5–P7 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When “0” is written to the bit corresponding to a pin, that pin becomes an input pin. When “1” is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Direction Registers (ports P0 and P1)

Ports P0 and P1 have direction registers which determine the input/output direction of each individual port.

Each port in a direction register corresponds to one port, each port can be set to be input or output.

When “0” is written to the bit 0 of a direction register, that port becomes an input port. When “1” is written to that port, that port becomes an output port.

Bits 1 to 7 of ports P0 and P1 direction registers are not used.

Ports P3 and P40

These ports are only for input.

Pull-up/Pull-down Control

By setting the PULL register A (address 0016₁₆) or the PULL register B (address 0017₁₆), ports except for port P40 can control either pull-down or pull-up (pins that are shared with the segment output pins for LCD are pull-down; all other pins are pull-up) with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.





Fig. 11 Structure of PULL register A and PULL register B

Table 6. I/O ports functions


Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P00/SEG24– P07/SEG31	Port P0	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register	(1)
P10/SEG32– P17/SEG39	Port P1	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register	
P20 – P27	Port P2	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Key input(Key-on wake up) interrupt input	PULL register A Interrupt control register 2	(2)
P30/SEG16– P37/SEG23	Port P3	Input	CMOS compatible input level	LCD segment output	PULL register A Segment output enable register	(3)
P40	Port P4	Input	CMOS compatible input level			(4)
P41/ ϕ		Input/output, individual bits	CMOS compatible input level CMOS 3-state output	ϕ clock output	PULL register B ϕ output control register	(5)
P42/INT0, P43/INT1				External interrupt input	PULL register B Interrupt edge selection register	(2)
P44/RxD				Serial I/O1 function I/O	PULL register B Serial I/O1 control register	(6)
P45/TxD					Serial I/O1 status register	(7)
P46/SCLK1					UART control register	(8)
P47/SRDY1						(9)
P50/SIN2	Port P5	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Serial I/O2 function I/O	PULL register B Serial I/O2 control register	(10)
P51/SOUT2						(11)
P52/SCLK2						(12)
P53/SRDY2						(13)
P54/CNTR0				Timer I/O	PULL register B Timer X mode register	(14)
P55/CNTR1				Timer I/O	PULL register B Timer Y mode register	(10)
P56/TOU				Timer output	PULL register B Timer 123 mode register	(15)
P57/INT2				External interrupt input	PULL register B Interrupt edge selection register	(2)
P60/INT3/RTP0	Port P6	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	External interrupt input Real time port function output	PULL register B Timer X mode register Interrupt edge selection register	(16)
P61/RTP1				Real time port function output	PULL register B Timer X mode register	
P70/XCOUT	Port P7	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Sub-clock generating circuit I/O	PULL register A CPU mode register	(17)
P71/XCIN						(18)
COM0-COM3	Common	output	LCD common output		LCD mode register	(19)
SEG0-SEG15	Segment	output	LCD segment output			(20)

Note : Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.


(1) Ports P0, P1




(3) Ports P30–P37




(5) Port P41




(7) Port P45




(2) Ports P2, P42, P43, P57




(4) Port P40




(6) Port P44




(8) Port P46

**Fig. 12 Port block diagram (1)**


(9) Port P47




(10) Ports P50,P55




(11) Port P51




(12) Port P52




(13) Port P53




(14) Port P54



(15) Port P56



(16) Ports P60, P61


Fig. 13 Port block diagram (2)




Fig. 14 Port block diagram (3)

INTERRUPTS

Interrupts occur by sixteen sources: seven external, eight internal, and one software.

Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

Interrupt Operation

When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter.

Notes on Use

When the active edge of an external interrupt (INT0–INT3, CNTR0, or CNTR1) is changed, the corresponding interrupt request bit may also be set. Therefore, please take following sequence;

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge selection.
- (3) Clear the interrupt request bit which is selected to "0".
- (4) Enable the external interrupt which is selected.

Table 7. Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD ₁₆	FFFC ₁₆	At reset	Non-maskable
INT0	2	FFFB ₁₆	FFFA ₁₆	At detection of either rising or falling edge of INT0 input	External interrupt (active edge selectable)
INT1	3	FFF9 ₁₆	FFF8 ₁₆	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Serial I/O1 receive	4	FFF7 ₁₆	FFF6 ₁₆	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmit	5	FFF5 ₁₆	FFF4 ₁₆	At completion of serial I/O1 transmit shift or when transmit buffer register is empty	Valid when serial I/O1 is selected
Timer X	6	FFF3 ₁₆	FFF2 ₁₆	At timer X underflow	
Timer Y	7	FFF1 ₁₆	FFF0 ₁₆	At timer Y underflow	
Timer 2	8	FFEF ₁₆	FFEE ₁₆	At timer 2 underflow	
Timer 3	9	FFED ₁₆	FFEC ₁₆	At timer 3 underflow	
CNTR0	10	FFEB ₁₆	FFEA ₁₆	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)
CNTR1	11	FFE9 ₁₆	FFE8 ₁₆	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Timer 1	12	FFE7 ₁₆	FFE6 ₁₆	At timer 1 underflow	
INT2	13	FFE5 ₁₆	FFE4 ₁₆	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
INT3	14	FFE3 ₁₆	FFE2 ₁₆	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)
Key input (Key-on wake up)	15	FFE1 ₁₆	FFE0 ₁₆	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (valid when an "L" level is applied)
Serial I/O2	16	FFDF ₁₆	FFDE ₁₆	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
BRK instruction	17	FFDD ₁₆	FFDC ₁₆	At BRK instruction execution	Non-maskable software interrupt

Note 1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.




Fig. 15 Interrupt control




Fig. 16 Structure of interrupt-related registers

An example of using a key input interrupt is shown in Figure 9, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.



TIMERS

The 3820 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "00₁₆", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 18 Timer block diagram

Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

Timer mode

The timer counts $f(XIN)/16$ (or $f(XCIN)/16$ in low-speed mode).

Pulse output mode

Each time the timer underflows, a signal output from the CNTR0 pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to output mode.

Event counter mode

The timer counts signals input through the CNTR0 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to input mode.

Pulse width measurement mode

The count source is $f(XIN)/16$ (or $f(XCIN)/16$ in low-speed mode). If CNTR0 active edge switch bit is "0", the timer counts while the input signal of CNTR0 pin is at "H". If it is "1", the timer counts while the input signal of CNTR0 pin is at "L". When using a timer in this mode, set the corresponding port P54 direction register to input mode.

Timer X Write Control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

Note on CNTR0 Interrupt Active Edge Selection

CNTR0 interrupt active edge depends on the CNTR0 active edge switch bit.

Real Time Port Control

While the real time port function is valid, data for the real time port are output from ports P60 and P61 each time the timer X underflows. (However, after rewriting a data for real time port, if the real time port control bit is changed from "0" to "1", data is output without the timer X.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X.

Before using this function, set the corresponding port direction registers to output mode.




Fig. 19 Structure of timer X mode register

Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

Timer mode

The timer counts $f(X_{IN})/16$ (or $f(X_{CIN})/16$ in low-speed mode).

Period measurement mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down/Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

Event counter mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

Pulse width HL continuously measurement mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

Note on CNTR1 Interrupt Active Edge Selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 20 Structure of timer Y mode register

Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

Timer 2 Write Control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

Timer 2 Output Control

When the timer 2 (TOUT) is output enabled, an inversion signal from pin TOUT is output each time timer 2 underflows.

In this case, set the port P56 shared with the port TOUT to the output mode.

Note on Timer 1 to Timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 21 Structure of timer 123 mode register

SERIAL I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O1. A dedicated timer (baud rate generator) is also provided for baud rate generation.

Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the mode selection bit of the serial I/O1 control register to "1". For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB (address 0018₁₆).




Fig. 22 Block diagram of clock synchronous serial I/O1




Fig. 23 Operation of clock synchronous serial I/O1 function

Asynchronous Serial I/O1 (UART) Mode

Clock asynchronous serial I/O1 mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 24 Block diagram of UART serial I/O1




Fig. 25 Operation of UART serial I/O1 function

Serial I/O1 Control Register (SIO1CON) 001A16

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

UART Control Register (UARTCON) 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

Serial I/O1 Status Register (SIO1STS) 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit SIOE (bit 7 of the Serial I/O Control Register) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

Transmit Buffer/Receive Buffer Register (TB/RB) 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

Baud Rate Generator (BRG) 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by $1/(n + 1)$, where n is the value written to the baud rate generator.




Fig. 26 Structure of serial I/O1 control registers

SERIAL I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2 the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

Serial I/O2 Control Register (SIO2CON) 001D16

The serial I/O2 control register contains 7 bits which control various serial I/O functions.




Fig. 27 Structure of serial I/O2 control register




Fig. 28 Block diagram of serial I/O2 function




Fig. 29 Timing of serial I/O2 function

LCD DRIVE CONTROL CIRCUIT

The 3820 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 40 segment output pins and 4 common output pins can be used.

Up to 160 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register,

the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 8. Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixel
2	80 dots or 8 segment LCD 10 digits
3	120 dots or 8 segment LCD 15 digits
4	160 dots or 8 segment LCD 20 digits




Fig. 30 Structure of segment output enable register and LCD mode register




Fig. 31 Block diagram of LCD controller/driver

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1–VL3), apply the voltage shown in Table 3 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Common Pin and Duty Ratio Control

The common pins (COM0–COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

Table 9. Bias control and applied voltage to VL1–VL3

Bias value	Voltage value
1/3 bias	VL3=VLCD VL2=2/3 VLCD VL1=1/3 VLCD
1/2 bias	VL3=VLCD VL2=VL1=1/2 VLCD

Note 1 : VLCD is the maximum value of supplied voltage for the LCD panel.

Table 10. Duty ratio control and common pins used

Duty ratio	Duty ratio selection bit		Common pins used
	Bit 1	Bit 0	
2	0	1	COM0, COM1 (Note 1)
3	1	0	COM0–COM2 (Note 2)
4	1	1	COM0–COM3

Notes 1 : COM2 and COM3 are open

2 : COM3 is open




Fig. 32 Example of circuit at each bias

LCD Display RAM

Address 0040₁₆ to 0053₁₆ is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(\text{LCDCK}) = \frac{\text{(frequency of count source for LCDCK)}}{\text{(divider division ratio for LCD)}}$$

$$\text{Frame frequency} = \frac{f(\text{LCDCK})}{\text{duty ratio}}$$

Bit Address	7	6	5	4	3	2	1	0
	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0
0040 ₁₆	SEG ₁				SEG ₀			
0041 ₁₆	SEG ₃				SEG ₂			
0042 ₁₆	SEG ₅				SEG ₄			
0043 ₁₆	SEG ₇				SEG ₆			
0044 ₁₆	SEG ₉				SEG ₈			
0045 ₁₆	SEG ₁₁				SEG ₁₀			
0046 ₁₆	SEG ₁₃				SEG ₁₂			
0047 ₁₆	SEG ₁₅				SEG ₁₄			
0048 ₁₆	SEG ₁₇				SEG ₁₆			
0049 ₁₆	SEG ₁₉				SEG ₁₈			
004A ₁₆	SEG ₂₁				SEG ₂₀			
004B ₁₆	SEG ₂₃				SEG ₂₂			
004C ₁₆	SEG ₂₅				SEG ₂₄			
004D ₁₆	SEG ₂₇				SEG ₂₆			
004E ₁₆	SEG ₂₉				SEG ₂₈			
004F ₁₆	SEG ₃₁				SEG ₃₀			
0050 ₁₆	SEG ₃₃				SEG ₃₂			
0051 ₁₆	SEG ₃₅				SEG ₃₄			
0052 ₁₆	SEG ₃₇				SEG ₃₆			
0053 ₁₆	SEG ₃₉				SEG ₃₈			

Fig. 33 LCD display RAM map




Fig. 34 LCD drive waveform (1/2 bias)




Fig. 35 LCD drive waveform (1/3 bias)

WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away).

The watchdog timer consists of an 8-bit watchdog timer L and a 6-bit watchdog timer H.

Initial Value of Watchdog Timer

At reset or when writing data into the watchdog timer control register, the watchdog timer H is set to "3F₁₆" and the watchdog timer L is set to "FF₁₆". As a write instruction, it is possible to use any instruction that can cause a write signal such as STA, LDM and CLB. Write data except bit 7 has no significance and the above value is set independently.

Watchdog Timer Operation

The watchdog timer stops at reset and starts a countdown by writing to the watchdog timer control register. When the watchdog timer H underflows, an internal reset occurs, and the reset status is released after waiting the reset release time.

Then the program executes from the reset vector address.

Usually, a program is designed so that data can be written into the watchdog timer control register before the watchdog timer H underflows. If data is not written once into the watchdog timer control register, the watchdog timer does not function.

At execution of the STP instruction, both clock and watchdog timer stops. At the same time that the stop mode is released, the watchdog timer restarts a count (Note). On the other hand, at execution of the WIT instruction, the watchdog timer does not stop.

The time from execution of writing to the watchdog timer control register until an underflow of the watchdog timer register H is as follows: (When bit 7 of the watchdog timer control register is "0")

- Middle / High-speed mode ($f(XIN)=8\text{ MHz}$) 32.768 ms
- Low-speed mode ($f(XCIN)=32\text{ kHz}$) 8.19 s

Note: During the stop release wait time [XIN (or $XCIN$) : about 8200 clock cycles], the watchdog timer counts.

Accordingly, does not underflow the watchdog timer H.




Fig. 36 Watchdog timer block diagram




Fig. 37 Structure of watchdog timer control register

ϕ CLOCK OUTPUT FUNCTION

The internal system clock ϕ can be output from port P41 by setting the ϕ output control register. Set bit 1 of the port P4 direction register to when outputting ϕ clock.




Fig. 38 Structure of ϕ output control register

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 μs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between 2.5 V and 5.5 V, and the oscillation should be stable), reset is released. In order to give the XIN clock time to stabilize, internal operation does not begin until after 8200 XIN clock cycles (timer 1 and timer 2 are connected together and 512 cycles of $f(\text{XIN})/16$) are complete. After the reset is completed, the program starts from the address FFD_{16} (high-order byte) and address FFC_{16} (low-order byte).

Make sure that the reset input voltage is less than 0.5 V for V_{CC} of 2.5 V (Extended operating temperature version: the reset input voltage is less than 0.6V for V_{CC} of 3.0V).




Fig. 39 Example of reset circuit

	Address	Register contents
(1) Port P0 direction register	(0001 ₁₆) •••	00 ₁₆
(2) Port P1 direction register	(0003 ₁₆) •••	00 ₁₆
(3) Port P2 direction register	(0005 ₁₆) •••	00 ₁₆
(4) Port P4 direction register	(0009 ₁₆) •••	00 ₁₆
(5) Port P5 direction register	(000B ₁₆) •••	00 ₁₆
(6) Port P6 direction register	(000D ₁₆) •••	00 ₁₆
(7) Port P7 direction register	(000F ₁₆) •••	00 ₁₆
(8) PULL register A	(0016 ₁₆) •••	0 0 0 0 1 0 1 1
(9) PULL register B	(0017 ₁₆) •••	00 ₁₆
(10) Serial I/O1 status register	(0019 ₁₆) •••	1 0 0 0 0 0 0 0
(11) Serial I/O1 control register	(001A ₁₆) •••	00 ₁₆
(12) UART control register	(001B ₁₆) •••	1 1 1 0 0 0 0 0
(13) Serial I/O2 control register	(001D ₁₆) •••	00 ₁₆
(14) Timer X (low-order)	(0020 ₁₆) •••	FF ₁₆
(15) Timer X (high-order)	(0021 ₁₆) •••	FF ₁₆
(16) Timer Y (low-order)	(0022 ₁₆) •••	FF ₁₆
(17) Timer Y (high-order)	(0023 ₁₆) •••	FF ₁₆
(18) Timer 1	(0024 ₁₆) •••	FF ₁₆
(19) Timer 2	(0025 ₁₆) •••	01 ₁₆
(20) Timer 3	(0026 ₁₆) •••	FF ₁₆
(21) Timer X mode register	(0027 ₁₆) •••	00 ₁₆
(22) Timer Y mode register	(0028 ₁₆) •••	00 ₁₆
(23) Timer 123 mode register	(0029 ₁₆) •••	00 ₁₆
(24) ϕ output control register	(002A ₁₆) •••	00 ₁₆
(25) Watchdog timer control register	(0037 ₁₆) •••	0 1 1 1 1 1 1 1
(26) Segment output enable register	(0038 ₁₆) •••	00 ₁₆
(27) LCD mode register	(0039 ₁₆) •••	00 ₁₆
(28) Interrupt edge selection register	(003A ₁₆) •••	00 ₁₆
(29) CPU mode register	(003B ₁₆) •••	0 1 0 0 1 0 0 0
(30) Interrupt request register 1	(003C ₁₆) •••	00 ₁₆
(31) Interrupt request register 2	(003D ₁₆) •••	00 ₁₆
(32) Interrupt control register 1	(003E ₁₆) •••	00 ₁₆
(33) Interrupt control register 2	(003F ₁₆) •••	00 ₁₆
(34) Processor status register	(PS)	x x x x x 1 x x
(35) Program counter	(PC _H)	Contents of address FFD_{16}
	(PC _L)	Contents of address FFC_{16}

Note. x : Undefined

The contents of all other registers and RAM are undefined at poweron reset, so they must be initialized by software.

Fig. 40 Internal state of microcomputer immediately after reset




Fig. 41 Reset sequence

CLOCK GENERATING CIRCUIT

The 3820 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports. The pull-up resistor of XCIN and XCOUT pins must be made invalid to use the sub-clock.

Frequency Control

Middle-speed mode

The internal clock ϕ is the frequency of XIN divided by 8. After reset, this mode is selected.

High-speed mode

The internal clock ϕ is half the frequency of XIN.

Low-speed mode

- The internal clock ϕ is half the frequency of XCIN.
 - A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".
- When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

Note: If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(XIN) > 3f(XCIN)$.

Oscillation Control

Stop mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116".

Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2.

The bits of the timer 123 mode register except bit 4 are cleared to "0". Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction.

Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 42 Ceramic resonator circuit





Fig. 43 External clock input circuit

**Fig. 44 Clock generating circuit block diagram**




Fig. 45 State transitions of internal clock ϕ

NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. Only the ADC and SBC instructions yield proper decimal results. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.

In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

The carry flag can be used to indicate whether a carry or borrow has occurred. Initialize the carry flag before each calculation. Clear the carry flag before an ADC and set the flag before an SBC.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1/(n + 1)$.

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text{SRDY}}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text{SRDY}}$ output enable bit to "1".

Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed. The SOUT2 pin from serial I/O2 goes to high impedance after transmission is completed.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the X_{IN} frequency.

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form
2. Mask Specification Form
3. Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 11. Programming adapter

Package	Name of Programming Adapter
80P6N-A	PCA4738F-80A
80P6S-A	PCA4738G-80
80P6D-A	PCA4738H-80
80D0	PCA4738L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 46 is recommended to verify programming.




Fig. 46 Programming and testing of One Time PROM version

Absolute maximum ratings

Table 12 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Power source voltage	All voltages are based on V _{SS} . Output transistors are cut off.	−0.3 to 7.0	V
V _I	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60, P61, P70, P71		−0.3 to V _{CC} +0.3	V
V _I	Input voltage V _{L1}		−0.3 to V _{L2}	V
V _I	Input voltage V _{L2}		V _{L1} to V _{L3}	V
V _I	Input voltage V _{L3}		V _{L2} to V _{CC} +0.3	V
V _I	Input voltage RESET, X _{IN}		−0.3 to V _{CC} +0.3	V
V _O	Output voltage P00–P07, P10–P17	At output port	−0.3 to V _{CC} +0.3	V
		At segment output	−0.3 to V _{L3} +0.3	V
V _O	Output voltage P30–P37	At segment output	−0.3 to V _{L3} +0.3	V
V _O	Output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71		−0.3 to V _{CC} +0.3	V
V _O	Output voltage SEG0–SEG15		−0.3 to V _{L3} +0.3	V
V _O	Output voltage X _{OUT}		−0.3 to V _{CC} +0.3	V
P _d	Power dissipation	T _a = 25 °C	300	mW
T _{opr}	Operating temperature		−20 to 85	°C
T _{stg}	Storage temperature		−40 to 125	°C

Recommended operating conditions

Table 13 Recommended operating conditions (1) (V_{CC} = 2.5 to 5.5 V, T_a = −20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
V _{CC}	Power source voltage	High-speed mode f(X _{IN})=8 MHz	4.0	5.0	5.5	V
		Middle-speed mode f(X _{IN})=8 MHz	2.5	5.0	5.5	
		Low-speed mode	2.5	5.0	5.5	
V _{SS}	Power source voltage			0		V
V _{IH}	“H” input voltage	P00–P07, P10–P17, P30–P37, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM ₄ =0)	0.7 V _{CC}		V _{CC}	V
V _{IH}	“H” input voltage	P20–P27, P42–P44, P46, P50, P52, P54, P55, P57, P60	0.8 V _{CC}		V _{CC}	V
V _{IH}	“H” input voltage	RESET	0.8 V _{CC}		V _{CC}	V
V _{IH}	“H” input voltage	X _{IN}	0.8 V _{CC}		V _{CC}	V
V _{IL}	“L” input voltage	P00–P07, P10–P17, P30–P37, P40, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM ₄ =0)	0		0.3 V _{CC}	V
V _{IL}	“L” input voltage	P20–P27, P42–P44, P46, P50, P52, P54, P55, P57, P60	0		0.2 V _{CC}	V
V _{IL}	“L” input voltage	RESET	0		0.2 V _{CC}	V
V _{IL}	“L” input voltage	X _{IN}	0		0.2 V _{CC}	V

Table 14 Recommended operating conditions (2) ($V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current	P00–P07, P10–P17, P20–P27 (Note 1)			–40	mA
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current	P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			–40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current	P00–P07, P10–P17, P20–P27 (Note 1)			40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current	P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			40	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current	P00–P07, P10–P17, P20–P27 (Note 1)			–20	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current	P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			–20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current	P00–P07, P10–P17, P20–P27 (Note 1)			20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current	P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			20	mA
$I_{OH}(\text{peak})$	"H" peak output current	P00–P07, P10–P17, P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 2)			–5	mA
$I_{OL}(\text{peak})$	"L" peak output current	P00–P07, P10–P17 (Note 2)			5	mA
$I_{OL}(\text{peak})$	"L" peak output current	P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 2)			10	mA
$I_{OH}(\text{avg})$	"H" average output current	P00–P07, P10–P17 (Note 3)			–1.0	mA
$I_{OH}(\text{avg})$	"H" average output current	P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 3)			–2.5	mA
$I_{OL}(\text{avg})$	"L" average output current	P00–P07, P10–P17 (Note 3)			2.5	mA
$I_{OL}(\text{avg})$	"L" average output current	P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 3)			5.0	mA
$f(\text{CNTR}_0)$	Clock input frequency for timers X and Y (duty cycle 50 %)	$4.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$			4.0	MHz
$f(\text{CNTR}_1)$		$V_{CC} \leq 4.0 \text{ V}$			$(2V_{CC})-4$	MHz
$f(X_{IN})$	Main clock input oscillation frequency (Note 4)	High-speed mode ($4.0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$)			8.0	MHz
		High-speed mode ($V_{CC} \leq 4.0 \text{ V}$)			$(4V_{CC})-8$	MHz
		Middle-speed mode			8.0	MHz
$f(X_{CIN})$	Sub-clock input oscillation frequency (Note 4, 5)			32.768	50	kHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current is an average value measured over 100 ms.

4: When the oscillation frequency has a duty cycle of 50 %.

5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency $f(X_{CIN})$ is less than $f(X_{IN})/3$.

Electrical characteristics

Table 15 Electrical characteristics (1) ($V_{CC} = 4.0$ to 5.5 V, $T_a = -20$ to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	“H” output voltage P00–P07, P10–P17, P30–P37	IOH = –0.1 mA	VCC–2.0			V
		IOH = –25 µA VCC = 2.5 V	VCC–1.0			V
VOH	“H” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)	IOH = –5 mA	VCC–2.0			V
		IOH = –1.25 mA	VCC–0.5			V
		IOH = –1.25 mA VCC = 2.5 V	VCC–1.0			V
VOL	“L” output voltage P00–P07, P10–P17, P30–P37	IOl = 5 mA			2.0	V
		IOl = 1.25 mA			0.5	V
		IOl = 1.25 mA VCC = 2.5 V			1.0	V
VOL	“L” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)	IOl = 10 mA			2.0	V
		IOl = 2.5 mA			0.5	V
		IOl = 2.5 mA VCC = 2.5 V			1.0	V
VT+ – VT–	Hysteresis CNTR0, CNTR1, INT0–INT3, P20–P27			0.5		V
VT+ – VT–	Hysteresis RXD, SCLK1, SIN2, SCLK2			0.5		V
VT+ – VT–	Hysteresis RESET	RESET: VCC=2.5 V to 5.5 V		0.5		V
IIH	“H” input current P00–P07, P10–P17, P30–P37	VI = VCC Pull-downs “off”			5.0	µA
		VCC= 5.0 V, VI = VCC Pull-downs “on”	30	70	140	µA
		VCC= 3.0 V, VI = VCC Pull-downs “on”	6.0	25	45	µA
IIH	“H” input current P20–P27, P40–P47, P50–P57, P60, P61, P70, P71	VI = VCC			5.0	µA
IIH	“H” input current RESET	VI = VCC			5.0	µA
IIH	“H” input current XIN	VI = VCC		4.0		µA
IIl	“L” input current P00–P07, P10–P17, P30–P37, P40, P70				–5.0	µA
IIl	“L” input current P20–P27, P41–P47, P50–P57, P60, P61, P71	VI = VSS Pull-ups “off”			–5.0	µA
		VCC= 5.0 V, VI = VSS Pull-ups “on”	–30	–70	–140	µA
		VCC= 3.0 V, VI = VSS Pull-ups “on”	–6	–25	–45	µA
IIl	“L” input current RESET	VI = VSS			–5.0	µA
IIl	“L” input current XIN	VI = VSS		–4.0		µA
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V

Note 1: When “1” is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

Table 16 Electrical characteristics (2) ($V_{CC} = 2.5$ to 5.5 V, $T_a = -20$ to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
ICC	Power source current	<ul style="list-style-type: none"> High-speed mode, $V_{CC} = 5$ V $f(X_{IN}) = 8$ MHz $f(X_{CIN}) = 32.768$ kHz Output transistors "off" 		6.4	13	mA
		<ul style="list-style-type: none"> High-speed mode, $V_{CC} = 5$ V $f(X_{IN}) = 8$ MHz (in WIT state) $f(X_{CIN}) = 32.768$ kHz Output transistors "off" 		1.6	3.2	mA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 5$ V, $T_a \leq 55^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz Output transistors "off" 		25	36	μA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 5$ V, $T_a = 25^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz (in WIT state) Output transistors "off" 		7.0	14.0	μA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 3$ V, $T_a \leq 55^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz Output transistors "off" 		15	22	μA
		<ul style="list-style-type: none"> Low-speed mode, $V_{CC} = 3$ V, $T_a = 25^\circ\text{C}$ $f(X_{IN}) =$ stopped $f(X_{CIN}) = 32.768$ kHz (in WIT state) Output transistors "off" 		4.5	9.0	μA
		<div> <div>All oscillation stopped (in STP state) Output transistors "off"</div> <div> $T_a = 25^\circ\text{C}$ $T_a = 85^\circ\text{C}$ </div> </div>		0.1	1.0 10	μA

Timing requirements 1

Table 17 Timing requirements 1 ($V_{CC} = 4.0$ to 5.5 V, $V_{SS} = 0$ V, $T_a = -20$ to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_{w(R\overline{SET})}$	Reset input "L" pulse width	2			μs
$t_c(X_{IN})$	Main clock input cycle time (X_{IN} input)	125			ns
$t_{wH}(X_{IN})$	Main clock input "H" pulse width	45			ns
$t_{wL}(X_{IN})$	Main clock input "L" pulse width	40			ns
$t_c(CNTR)$	CNTR0, CNTR1 input cycle time	250			ns
$t_{wH}(CNTR)$	CNTR0, CNTR1 input "H" pulse width	105			ns
$t_{wL}(CNTR)$	CNTR0, CNTR1 input "L" pulse width	105			ns
$t_{wH}(INT)$	INT0 to INT3 input "H" pulse width	80			ns
$t_{wL}(INT)$	INT0 to INT3 input "L" pulse width	80			ns
$t_c(SCLK1)$	Serial I/O1 clock input cycle time (Note)	800			ns
$t_{wH}(SCLK1)$	Serial I/O1 clock input "H" pulse width (Note)	370			ns
$t_{wL}(SCLK1)$	Serial I/O1 clock input "L" pulse width (Note)	370			ns
$t_{su}(RxD-SCLK1)$	Serial I/O1 input set up time	220			ns
$t_h(SCLK1-RxD)$	Serial I/O1 input hold time	100			ns
$t_c(SCLK2)$	Serial I/O2 clock input cycle time	1000			ns
$t_{wH}(SCLK2)$	Serial I/O2 clock input "H" pulse width	400			ns
$t_{wL}(SCLK2)$	Serial I/O2 clock input "L" pulse width	400			ns
$t_{su}(SIN2-SCLK2)$	Serial I/O2 input set up time	200			ns
$t_h(SCLK2-SIN2)$	Serial I/O2 input hold time	200			ns

Note: When $f(X_{IN}) = 8$ MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when $f(X_{IN}) = 8$ MHz and bit 6 of address 001A16 is "0" (UART).

Timing requirements 2

Table 18 Timing requirements 2 ($V_{CC} = 2.5$ to 4.0 V, $V_{SS} = 0$ V, $T_a = -20$ to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$t_{w(R\overline{SET})}$	Reset input "L" pulse width	2			μs
$t_c(X_{IN})$	Main clock input cycle time (X_{IN} input)	125			ns
$t_{wH}(X_{IN})$	Main clock input "H" pulse width	45			ns
$t_{wL}(X_{IN})$	Main clock input "L" pulse width	40			ns
$t_c(CNTR)$	CNTR0, CNTR1 input cycle time	500/ ($V_{CC}-2$)			ns
$t_{wH}(CNTR)$	CNTR0, CNTR1 input "H" pulse width	250/ ($V_{CC}-2$)-20			ns
$t_{wL}(CNTR)$	CNTR0, CNTR1 input "L" pulse width	250/ ($V_{CC}-2$)-20			ns
$t_{wH}(INT)$	INT0 to INT3 input "H" pulse width	230			ns
$t_{wL}(INT)$	INT0 to INT3 input "L" pulse width	230			ns
$t_c(SCLK1)$	Serial I/O1 clock input cycle time (Note)	2000			ns
$t_{wH}(SCLK1)$	Serial I/O1 clock input "H" pulse width (Note)	950			ns
$t_{wL}(SCLK1)$	Serial I/O1 clock input "L" pulse width (Note)	950			ns
$t_{su}(RxD-SCLK1)$	Serial I/O1 input set up time	400			ns
$t_h(SCLK1-RxD)$	Serial I/O1 input hold time	200			ns
$t_c(SCLK2)$	Serial I/O2 clock input cycle time	2000			ns
$t_{wH}(SCLK2)$	Serial I/O2 clock input "H" pulse width	950			ns
$t_{wL}(SCLK2)$	Serial I/O2 clock input "L" pulse width	950			ns
$t_{su}(SIN2-SCLK2)$	Serial I/O2 input set up time	400			ns
$t_h(SCLK2-SIN2)$	Serial I/O2 input hold time	300			ns

Note: When $f(X_{IN}) = 2$ MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when $f(X_{IN}) = 2$ MHz and bit 6 of address 001A16 is "0" (UART).

Switching characteristics 1

Table 19 Switching characteristics 1 (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	tc(SCLK1)/2-30			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tc(SCLK1)/2-30			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			30	ns
tf(SCLK1)	Serial I/O1 clock output falling time			30	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	tc(SCLK2)/2-160			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tc(SCLK2)/2-160			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			0.2Xtc(SCLK2)	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			40	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUNT pins are excluded.

Switching characteristics 2

Table 20 Switching characteristics 2 (VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	tc(SCLK1)/2-50			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tc(SCLK1)/2-50			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			50	ns
tf(SCLK1)	Serial I/O1 clock output falling time			50	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	tc(SCLK2)/2-240			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tc(SCLK2)/2-240			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			0.2Xtc(SCLK2)	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUNT pins are excluded.

Absolute maximum ratings (Extended operating temperature version)

Table 21 Absolute maximum ratings (Extended operating temperature version)

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Power source voltage	All voltages are based on VSS. Output transistors are cut off.	−0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60, P61, P70, P71		−0.3 to VCC +0.3	V
VI	Input voltage VL1		−0.3 to VL2	V
VI	Input voltage VL2		VL1 to VL3	V
VI	Input voltage VL3		VL2 to VCC +0.3	V
VI	Input voltage RESET, XIN		−0.3 to VCC +0.3	V
Vo	Output voltage P00–P07, P10–P17	At output port	−0.3 to VCC +0.3	V
		At segment output	−0.3 to VL3 +0.3	V
Vo	Output voltage P30–P37	At segment output	−0.3 to VL3 +0.3	V
Vo	Output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71		−0.3 to VCC +0.3	V
Vo	Output voltage SEG0–SEG15		−0.3 to VL3 +0.3	V
Vo	Output voltage XOUT		−0.3 to VCC +0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature		−40 to 85	°C
Tstg	Storage temperature		−65 to 150	°C

Recommended operating conditions (Extended operating temperature version)

Table 22 Recommended operating conditions (Extended operating temperature version) (1)

(VCC = 3.0 to 5.5 V, Ta = −40 to −20 °C and VCC = 2.5 to 5.5 V, Ta = −20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
VCC	Power source voltage	High-speed mode f(XIN)=8 MHz	4.0	5.0	5.5	V
		Middle-speed mode Ta = −20 to 85 °C	2.5	5.0	5.5	
		f(XIN)=8 MHz Ta = −40 to −20 °C	3.0	5.0	5.5	
		Low-speed mode Ta = −20 to 85 °C	2.5	5.0	5.5	
		Ta = −40 to −20 °C	3.0	5.0	5.5	
VSS	Power source voltage			0		V
VIH	“H” input voltage	P00–P07, P10–P17, P30–P37, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0.7 VCC		VCC	V
VIH	“H” input voltage	P20–P27, P42–P44, P46, P50, P52, P54, P55, P57, P60	0.8 VCC		VCC	V
VIH	“H” input voltage	RESET	0.8 VCC		VCC	V
VIH	“H” input voltage	XIN	0.8 VCC		VCC	V
VIL	“L” input voltage	P00–P07, P10–P17, P30–P37, P40, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0		0.3 VCC	V
VIL	“L” input voltage	P20–P27, P42–P44, P46, P50, P52, P54, P55, P57, P60	0		0.2 VCC	V
VIL	“L” input voltage	RESET	0		0.2 VCC	V
VIL	“L” input voltage	XIN	0		0.2 VCC	V

Table 23 Recommended operating conditions (Extended operating temperature version) (2)

(VCC = 3.0 to 5.5 V, Ta = -40 to -20 °C and VCC = 2.5 to 5.5 V, Ta = -20 to 85 °C unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current P00-P07, P10-P17, P20-P27 (Note 1)			-40	mA
$\Sigma I_{OH}(\text{peak})$	"H" total peak output current P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			-40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current P00-P07, P10-P17, P20-P27 (Note 1)			40	mA
$\Sigma I_{OL}(\text{peak})$	"L" total peak output current P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			40	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current P00-P07, P10-P17, P20-P27 (Note 1)			-20	mA
$\Sigma I_{OH}(\text{avg})$	"H" total average output current P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			-20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current P00-P07, P10-P17, P20-P27 (Note 1)			20	mA
$\Sigma I_{OL}(\text{avg})$	"L" total average output current P41-P47, P50-P57, P60, P61, P70, P71 (Note 1)			20	mA
$I_{OH}(\text{peak})$	"H" peak output current P00-P07, P10-P17, P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 2)			-5	mA
$I_{OL}(\text{peak})$	"L" peak output current P00-P07, P10-P17 (Note 2)			5	mA
$I_{OL}(\text{peak})$	"L" peak output current P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 2)			10	mA
$I_{OH}(\text{avg})$	"H" average output current P00-P07, P10-P17 (Note 3)			-1.0	mA
$I_{OH}(\text{avg})$	"H" average output current P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 3)			-2.5	mA
$I_{OL}(\text{avg})$	"L" average output current P00-P07, P10-P17 (Note 3)			2.5	mA
$I_{OL}(\text{avg})$	"L" average output current P20-P27, P41-P47, P50-P57, P60, P61, P70, P71 (Note 3)			5.0	mA
$f(\text{CNTR}0)$ $f(\text{CNTR}1)$	Clock input frequency for timers X and Y (duty cycle 50 %)	4.0 V \leq VCC \leq 5.5 V		4.0	MHz
		VCC \leq 4.0 V		(2XVCC)-4	MHz
$f(\text{XIN})$	Main clock input oscillation frequency (Note 4)	High-speed mode (4.0 V \leq VCC \leq 5.5 V)		8.0	MHz
		High-speed mode (VCC \leq 4.0 V)		(4XVCC)-8	MHz
		Middle-speed mode		8.0	MHz
$f(\text{XCIN})$	Sub-clock input oscillation frequency (Note 4, 5)		32.768	50	kHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current is an average value measured over 100 ms.

4: When the oscillation frequency has a duty cycle of 50 %.

5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency $f(\text{XCIN})$ is less than $f(\text{XIN})/3$.

Electrical characteristics (Extended operating temperature version)

Table 24 Electrical characteristics (Extended operating temperature version) (1)

(VCC = 2.5 to 5.5 V, Ta = -20 to 85 °C, and VCC = 3.0 to 5.5 V, Ta = -40 to -20 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	“H” output voltage P00–P07, P10–P17, P30–P37	IOH = -2.5 mA	VCC-2.0			V
		IOH = -0.6 mA	VCC-0.9			V
		VCC = 3.0 V				
VOH	“H” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note)	IOH = -5 mA	VCC-2.0			V
		IOH = -1.25 mA	VCC-0.5			V
		IOH = -1.25 mA	VCC-0.9			V
VOL	“L” output voltage P00–P07, P10–P17, P30–P37	IOL = 5 mA			2.0	V
		IOL = 1.25 mA			0.5	V
		IOL = 1.25 mA			1.1	V
VOL	“L” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note)	VCC = 3.0 V				
		IOL = 10 mA			2.0	V
		IOL = 2.5 mA			0.5	V
VOL	“L” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note)	IOL = 2.5 mA			1.1	V
		VCC = 3.0 V				
VT+ – VT–	Hysteresis	CNTR0, CNTR1, INT0–INT3, P20–P27		0.5		V
VT+ – VT–	Hysteresis	RxD, SCLK1, SIN2, SCLK2		0.5		V
VT+ – VT–	Hysteresis	RESET	RESET: VCC=3.0 V to 5.5 V	0.5		V
IIH	“H” input current P00–P07, P10–P17, P30–P37	VI = VCC			5.0	μA
		Pull-downs “off”				
		VCC= 5.0 V, VI = VCC	30	70	170	μA
IIH	“H” input current P20–P27, P40–P47, P50–P57, P60, P61, P70, P71	Pull-downs “on”				
		VCC= 3.0 V, VI = VCC	6.0	25	55	μA
		Pull-downs “on”				
IIH	“H” input current	RESET	VI = VCC		5.0	μA
IIH	“H” input current	XIN	VI = VCC	4.0		μA
IIL	“L” input current	P00–P07, P10–P17, P30–P37, P40, P70			-5.0	μA
IIL	“L” input current P20–P27, P41–P47, P50–P57, P60, P61, P71	VI = VSS			-5.0	μA
		Pull-ups “off”				
		VCC= 5.0 V, VI = VSS	-30	-70	-140	μA
IIL	“L” input current P20–P27, P41–P47, P50–P57, P60, P61, P71	Pull-ups “on”				
		VCC= 3.0 V, VI = VSS	-6	-25	-45	μA
		Pull-ups “on”				
IIL	“L” input current	RESET	VI = VSS		-5.0	μA
IIL	“L” input current	XIN	VI = VSS	-4.0		μA
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V

Note 1: When “1” is set to port Xc switch bit (bit 4 of address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

Table 25 Electrical characteristics (Extended operating temperature version) (2)

(VCC = 3.0 to 5.5 V, Ta = -40 to -20 °C and VCC = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
ICC	Power source current	<ul style="list-style-type: none"> High-speed mode, VCC = 5 V f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off" 		6.4	13	mA
		<ul style="list-style-type: none"> High-speed mode, VCC = 5 V f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "off" 		1.6	3.2	mA
		<ul style="list-style-type: none"> Low-speed mode, VCC = 5V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off" 		25	36	μA
		<ul style="list-style-type: none"> Low-speed mode, VCC = 5 V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off" 		7.0	14.0	μA
		<ul style="list-style-type: none"> Low-speed mode, VCC = 3 V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off" 		15	22	μA
		<ul style="list-style-type: none"> Low-speed mode, VCC = 3V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off" 		4.5	9.0	μA
		<div> <div>All oscillation stopped (in STP state) Output transistors "off"</div> <div> Ta = 25 °C Ta = 85 °C </div> </div>		0.1	1.0 10	μA

Timing requirements 1 (Extended operating temperature version)

Table 26 Timing requirements 1 (Extended operating temperature version)

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	105			ns
twH(INT)	INT0 to INT3 input "H" pulse width	80			ns
twL(INT)	INT0 to INT3 input "L" pulse width	80			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	800			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	220			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	100			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	1000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

Note: When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0" (UART).

Timing requirements 2 (Extended operating temperature version)

Table 27 Timing requirements 2 (Extended operating temperature version)

(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, and VCC = 3.0 to 4.0 V, VSS = 0 V, Ta = -40 to -20 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	500/ (VCC-2)			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	250/ (VCC-2)-20			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	250/ (VCC-2)-20			ns
twH(INT)	INT0 to INT3 input "H" pulse width	230			ns
twL(INT)	INT0 to INT3 input "L" pulse width	230			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	2000			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	400			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	200			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	2000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns

Note: When f(XIN) = 2 MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when f(XIN) = 2 MHz and bit 6 of address 001A16 is "0" (UART).

Switching characteristics 1 (Extended operating temperature version)

Table 28 Switching characteristics 1 (Extended operating temperature version)

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	tc(SCLK1)/2-30			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tc(SCLK1)/2-30			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			30	ns
tf(SCLK1)	Serial I/O1 clock output falling time			30	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	tc(SCLK2)/2-160			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tc(SCLK2)/2-160			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			0.2Xtc(SCLK2)	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			40	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUT pins are excluded.

Switching characteristics 2 (Extended operating temperature version)

Table 29 Switching characteristics 2 (Extended operating temperature version)

(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, and VCC = 3.0 to 4.0 V, Ta = -40 to -20 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	tc(SCLK1)/2-50			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tc(SCLK1)/2-50			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			50	ns
tf(SCLK1)	Serial I/O1 clock output falling time			50	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	tc(SCLK2)/2-240			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tc(SCLK2)/2-240			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			0.2Xtc(SCLK2)	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Note1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUT pins are excluded.

Absolute maximum ratings (Low power source voltage version)

Table 30 Absolute maximum ratings (Low power source voltage version)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Power source voltage	All voltages are based on V _{SS} . Output transistors are cut off.	−0.3 to 7.0	V
V _I	Input voltage P00–P07, P10–P17, P20–P27, P30–P37, P40–P47, P50–P57, P60, P61, P70, P71		−0.3 to V _{CC} +0.3	V
V _I	Input voltage V _{L1}		−0.3 to V _{L2}	V
V _I	Input voltage V _{L2}		V _{L1} to V _{L3}	V
V _I	Input voltage V _{L3}		V _{L2} to V _{CC} +0.3	V
V _I	Input voltage RESET, X _{IN}		−0.3 to V _{CC} +0.3	V
V _O	Output voltage P00–P07, P10–P17	At output port	−0.3 to V _{CC} +0.3	V
		At segment output	−0.3 to V _{L3} +0.3	V
V _O	Output voltage P30–P37	At segment output	−0.3 to V _{L3} +0.3	V
V _O	Output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71		−0.3 to V _{CC} +0.3	V
V _O	Output voltage SEG0–SEG15		−0.3 to V _{L3} +0.3	V
V _O	Output voltage X _{OUT}		−0.3 to V _{CC} +0.3	V
P _d	Power dissipation	T _a = 25 °C	300	mW
T _{opr}	Operating temperature		−20 to 85	°C
T _{stg}	Storage temperature		−40 to 150	°C

Recommended operating conditions (Low power source voltage version)

Table 31 Recommended operating conditions (Low power source voltage version) (1)

(V_{CC} = 2.2 to 5.5 V, T_a = −20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
V _{CC}	Power source voltage	High-speed mode f(X _{IN})=8 MHz	4.0	5.0	5.5	V
		Middle-speed mode f(X _{IN})=8 MHz	2.2	5.0	5.5	
		Low-speed mode	2.2	5.0	5.5	
V _{SS}	Power source voltage			0		V
V _{IH}	"H" input voltage	P00–P07, P10–P17, P30–P37, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0.7 V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage	P20–P27, P42–P44, P46, P50, P52, P54, P55, P57, P60	0.8 V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage	RESET	0.8 V _{CC}		V _{CC}	V
V _{IH}	"H" input voltage	X _{IN}	0.8 V _{CC}		V _{CC}	V
V _{IL}	"L" input voltage	P00–P07, P10–P17, P30–P37, P40, P41, P45, P47, P51, P53, P56, P61, P70, P71 (CM4=0)	0		0.3 V _{CC}	V
V _{IL}	"L" input voltage	P20–P27, P42–P44, P46, P50, P52, P54, P55, P57, P60	0		0.2 V _{CC}	V
V _{IL}	"L" input voltage	RESET	0		0.2 V _{CC}	V
V _{IL}	"L" input voltage	X _{IN}	0		0.2 V _{CC}	V

Table 32 Recommended operating conditions (Low power source voltage version) (2)

(V_{CC} = 2.2 to 5.5 V, T_a = –20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
ΣIOH(peak)	"H" total peak output current P00–P07, P10–P17, P20–P27 (Note 1)			–40	mA
ΣIOH(peak)	"H" total peak output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			–40	mA
ΣIOL(peak)	"L" total peak output current P00–P07, P10–P17, P20–P27 (Note 1)			40	mA
ΣIOL(peak)	"L" total peak output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			40	mA
ΣIOH(avg)	"H" total average output current P00–P07, P10–P17, P20–P27 (Note 1)			–20	mA
ΣIOH(avg)	"H" total average output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			–20	mA
ΣIOL(avg)	"L" total average output current P00–P07, P10–P17, P20–P27 (Note 1)			20	mA
ΣIOL(avg)	"L" total average output current P41–P47, P50–P57, P60, P61, P70, P71 (Note 1)			20	mA
IOH(peak)	"H" peak output current P00–P07, P10–P17, P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 2)			–5	mA
IOL(peak)	"L" peak output current P00–P07, P10–P17 (Note 2)			5	mA
IOL(peak)	"L" peak output current P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 2)			10	mA
IOH(avg)	"H" average output current P00–P07, P10–P17 (Note 3)			–1.0	mA
IOH(avg)	"H" average output current P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 3)			–2.5	mA
IOL(avg)	"L" average output current P00–P07, P10–P17 (Note 3)			2.5	mA
IOL(avg)	"L" average output current P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note 3)			5.0	mA
f(CNTR0) f(CNTR1)	Clock input frequency for timers X and Y (duty cycle 50 %)	4.0 V ≤ V _{CC} ≤ 5.5 V		4.0	MHz
		V _{CC} ≤ 4.0 V		$\frac{(10V_{CC}-4)}{9}$	MHz
f(XIN)	Main clock input oscillation frequency (Note 4)	High-speed mode (4.0 V ≤ V _{CC} ≤ 5.5 V)		8.0	MHz
		High-speed mode (V _{CC} ≤ 4.0 V)		$\frac{(20V_{CC}-8)}{9}$	MHz
		Middle-speed mode		8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (Note 4, 5)		32.768	50	kHz

Note 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current is an average value measured over 100 ms.

4: When the oscillation frequency has a duty cycle of 50 %.

5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency f(XCIN) is less than f(XIN)/3.

Electrical characteristics (Low power source voltage version)

Table 33 Electrical characteristics (Low power source voltage version) (1)

(VCC = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	“H” output voltage P00–P07, P10–P17, P30–P37	IOH = -0.1 mA	VCC-2.0			V
		IOH = -25 µA	VCC-1.0			V
		VCC = 2.2 V				
VOH	“H” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note)	IOH = -5 mA	VCC-2.0			V
		IOH = -1.25 mA	VCC-0.5			V
		IOH = -1.25 mA VCC = 2.2 V	VCC-1.0			V
VOL	“L” output voltage P00–P07, P10–P17, P30–P37	IOL = 5 mA			2.0	V
		IOL = 1.25 mA			0.5	V
		IOL = 1.25 mA VCC = 2.2 V			1.1	V
VOL	“L” output voltage P20–P27, P41–P47, P50–P57, P60, P61, P70, P71 (Note)	IOL = 10 mA			2.0	V
		IOL = 2.5 mA			0.5	V
		IOL = 2.5 mA VCC = 2.2 V			1.0	V
VT+ – VT–	Hysteresis	CNTR0, CNTR1, INT0–INT3, P20–P27		0.5		V
VT+ – VT–	Hysteresis	RxD, SCLK1, SIN2, SCLK2		0.5		V
VT+ – VT–	Hysteresis	RESET	RESET: VCC=2.2 V to 5.5 V	0.5		V
IIH	“H” input current P00–P07, P10–P17, P30–P37	VI = VCC Pull-downs “off”			5.0	µA
		VCC= 5.0 V, VI = VCC Pull-downs “on”	30	70	170	µA
		VCC= 3.0 V, VI = VCC Pull-downs “on”	6.0	25	55	µA
IIH	“H” input current	P20–P27, P40–P47, P50–P57, P60, P61, P70, P71	VI = VCC		5.0	µA
IIH	“H” input current	RESET	VI = VCC	8.0	5.0	µA
IIH	“H” input current	XIN	VI = VCC	4.0		µA
IIIL	“L” input current	P00–P07, P10–P17, P30–P37, P40, P70			-5.0	µA
IIIL	“L” input current P20–P27, P41–P47, P50–P57, P60, P61, P71	VI = VSS Pull-ups “off”			-5.0	µA
		VCC= 5.0 V, VI = VSS Pull-ups “on”	-30	-70	-140	µA
		VCC= 3.0 V, VI = VSS Pull-ups “on”	-6	-25	-45	µA
IIIL	“L” input current	RESET	VI = VSS		-5.0	µA
IIIL	“L” input current	XIN	VI = VSS	-8.0		µA

Note 1: When “1” is set to port Xc switch bit (bit 40f address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.

Table 34 Electrical characteristics (Low power source voltage version) (2)

(VCC = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V
ICC	Power source current	• High-speed mode, VCC = 5 V f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off"		6.4	13	mA
		• High-speed mode, VCC = 5 V f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "off"		1.6	3.2	mA
		• Low-speed mode, VCC = 5V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"		25	36	μA
		• Low-speed mode, VCC = 5V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"		7.0	14.0	μA
		• Low-speed mode, VCC = 3V, Ta ≤ 55°C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"		15	22	μA
		• Low-speed mode, VCC = 3V, Ta = 25°C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"		4.5	9.0	μA
		All oscillation stopped (in STP state) Output transistors "off"				μA
		Ta = 25 °C		0.2	2.0	
		Ta = 85 °C			20	

Timing requirements 1 (Low power source voltage version)

Table 35 Timing requirements 1 (Low power source voltage version)

(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	105			ns
twH(INT)	INT0 to INT3 input "H" pulse width	80			ns
twL(INT)	INT0 to INT3 input "L" pulse width	80			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	800			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	220			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	100			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	1000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	400			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	200			ns

Note: When f(XIN) = 8 MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when f(XIN) = 8 MHz and bit 6 of address 001A16 is "0" (UART).

Timing requirements 2 (Low power source voltage version)

Table 36 Timing requirements 2 (Low power source voltage version)

(VCC = 2.5 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR0, CNTR1 input cycle time	900/ (VCC-0.4)			ns
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	450/ (VCC-0.4)-20			ns
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	450/ (VCC-0.4)-20			ns
twH(INT)	INT0 to INT3 input "H" pulse width	230			ns
twL(INT)	INT0 to INT3 input "L" pulse width	230			ns
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	2000			ns
twH(SCLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns
twL(SCLK1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns
tsu(RxD-SCLK1)	Serial I/O1 input set up time	400			ns
th(SCLK1-RxD)	Serial I/O1 input hold time	200			ns
tc(SCLK2)	Serial I/O2 clock input cycle time	2000			ns
twH(SCLK2)	Serial I/O2 clock input "H" pulse width	950			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width	950			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns
th(SCLK2-SIN2)	Serial I/O2 input hold time	300			ns

Note: When f(XIN) = 2 MHz and bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when f(XIN) = 2 MHz and bit 6 of address 001A16 is "0" (UART).

Switching characteristics 1 (Low power source voltage version)**Table 37 Switching characteristics 1 (Low power source voltage version)**


(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)


Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	tc(SCLK1)/2-30			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tc(SCLK1)/2-30			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			140	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			30	ns
tf(SCLK1)	Serial I/O1 clock output falling time			30	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	tc(SCLK2)/2-160			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tc(SCLK2)/2-160			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			0.2×tc(SCLK2)	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			40	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B 16) is "0".**2:** XOUT and XCOUT pins are excluded.**Switching characteristics 2 (Low power source voltage version)****Table 38 Switching characteristics 2 (Low power source voltage version)**

(VCC = 2.2 to 4.0 V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twH(SCLK1)	Serial I/O1 clock output "H" pulse width	tc(SCLK1)/2-50			ns
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tc(SCLK1)/2-50			ns
td(SCLK1-TxD)	Serial I/O1 output delay time (Note 1)			350	ns
tv(SCLK1-TxD)	Serial I/O1 output valid time (Note 1)	-30			ns
tr(SCLK1)	Serial I/O1 clock output rising time			50	ns
tf(SCLK1)	Serial I/O1 clock output falling time			50	ns
twH(SCLK2)	Serial I/O2 clock output "H" pulse width	tc(SCLK2)/2-240			ns
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tc(SCLK2)/2-240			ns
td(SCLK2-SOUT2)	Serial I/O2 output delay time			0.2×tc(SCLK2)	ns
tv(SCLK2-SOUT2)	Serial I/O2 output valid time	0			ns
tf(SCLK2)	Serial I/O2 clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B 16) is "0".**2:** XOUT and XCOUT pins are excluded.**Fig.47 Circuit for measuring output switching characteristics**

Timing diagram**Fig.48 Timing diagram**

STANDARD CHARACTERISTICS**Power Source Current Characteristic Examples
(I_{CC} – V_{CC} characteristics).**

Figure 49, Figure 50, and Figure 51 show I_{CC} – V_{CC} characteristic examples.




Fig. 49 I_{CC} – V_{CC} characteristic example ($f(X_{IN}) = 8\text{MHz}$)




Fig. 50 I_{CC} – V_{CC} characteristic example ($f(X_{IN}) = 4\text{MHz}$)

Measuring condition : 25°C, $f(X_{CIN}) = 32 \text{ kHz}$ oscillator used




Fig. 51 I_{CC} - V_{CC} characteristic example ($f(X_{IN}) = 32 \text{ kHz}$, oscillator used)

Power Source Frequency Characteristic Examples

Figure 52 and Figure 53 show the $I_{CC}-f(X_{IN})$ characteristic examples.




Fig. 52 $I_{CC}-f(X_{IN})$ characteristic example ($V_{CC} = 3.0\text{ V}$)




Fig. 53 $I_{CC}-f(X_{IN})$ characteristic example ($V_{CC} = 5.0\text{ V}$)

Port Standard Characteristics Examples

Figure 52, Figure 53, Figure 54, and Figure 55 show port standard characteristic examples.

Port P0₀ I_{OH}-V_{OH} characteristic (P-channel drive)
(Pins with same characteristic : P0, P1, P3)




Fig. 54 I_{OH}-V_{OH} characteristic example of CMOS output port at P-channel drive (P0, P1, P3)

Port P0₀ I_{OL}-V_{OL} characteristic (N-channel drive)
(Pins with same characteristic : P0, P1, P3)




Fig. 55 I_{OL}-V_{OL} characteristic example of CMOS output port at N-channel drive (P0, P1, P3)

Port P2₀ I_{OH}-V_{OH} characteristic (P-channel drive)
(Pins with same characteristic : P2, P5, P6, P7)




Fig. 56 I_{OH}-V_{OH} characteristic example of CMOS output port at P-channel drive (P2, P5, P6, P7)

Port P2₀ I_{OL}-V_{OL} characteristic (N-channel drive)
(Pins with same characteristic : P2, P5, P6, P7)




Fig. 57 I_{OL}-V_{OL} characteristic example of CMOS output port at N-channel drive (P2, P5, P6, P7)

CHAPTER 2

APPLICATION

- 2.1 I/O pins
- 2.2 Interrupts
- 2.3 Timer X and timer Y
- 2.4 Timer 1, timer 2, and timer 3
- 2.5 Serial I/O1
- 2.6 Serial I/O2
- 2.7 LCD drive control circuit
- 2.8 Watchdog timer
- 2.9 Standby function
- 2.10 Reset
- 2.11 Oscillation circuit

APPLICATION

2.1 I/O pins

2.1 I/O pins

2.1.1 I/O ports

(1) I/O port write and read

■ The input-only ports and programmable I/O ports set for the input mode

The input-only ports and the programmable I/O ports set for the input mode are floating. The value (pin state) input to the port is read by reading the port register corresponding to each port.

In writing data into the port register corresponding to each port, the data is only written to the port register but the pin remains in the floating state.

■ Output-only ports and programmable I/O ports set for the output mode

The value written to the port register corresponding to an output port or a programmable I/O port set for the output mode is output externally through a transistor.

In reading the data of the port transistor corresponding to each port, the pin state is not read but the value written to the port register is read. Accordingly, even if the output "H" voltage is reduced or the output "L" voltage is increased by external load, the previous output value is correctly read.




Fig. 2.1.1 I/O port write and read

Table 2.1.1 shows the memory allocation of the port registers corresponding to each port.


Table 2.1.1 Memory allocation of port registers

Port	Port register address
P0	0000 ₁₆
P1	0002 ₁₆
P2	0004 ₁₆
P3	0006 ₁₆
P4	0008 ₁₆
P5	000A ₁₆
P6	000C ₁₆
P7	000E ₁₆

(2) Input/output switching of programmable I/O ports

Input/output switching of the programmable I/O ports is performed by the port direction register corresponding to each port (Note). Figure 2.1.2 shows the structure of the port P_i (i = 2, 4 to 7) direction register, and Table 2.1.2 shows the memory allocation of the port direction registers corresponding to each port. Figure 2.1.4 shows a port direction register setting example.

Note: In ports P0 and P1, input/output switching is performed by a port unit. By setting bit 0 of the corresponding direction register to “0,” the port is set for the input mode. By setting to “1,” the port is set for the output mode. Figure 2.1.3 shows the structure of the ports P0 and P1 direction registers.



Notes 1: Nothing is allocated bit 0 of port P4 direction register and bit 2 to bit 7 of port P7 direction register. These bits cannot be written to.

2: The contents of the port Pi direction register cannot be read out (refer to “2.1.4 Notes on use”).

Fig. 2.1.2 Structure of port Pi (i = 2, 4 to 7) direction register

APPLICATION

2.1 I/O pins




Fig. 2.1.3 Structure of ports P0 and P1 direction registers

Table 2.1.2 Memory allocation of port direction registers

Port	Port direction register address
P0	0001 ₁₆
P1	0003 ₁₆
P2	0005 ₁₆
P4	0009 ₁₆
P5	000B ₁₆
P6	000D ₁₆
P7	000F ₁₆

Example : When setting "6B₁₆"

b7	0	1	1	0	1	0	1	b0
----	---	---	---	---	---	---	---	----

 to the port P2 direction register




Fig. 2.1.4 Port direction register setting example

(3) Pull-up control and pull-down control

The ports shown in Table 2.1.3 are controlled for pull-up and pull-down by software. Either pull-up or pull-down is controlled by the PULL register A (address 0016₁₆) and the PULL register B (address 0017₁₆). Figure 2.1.5 shows the structure of the PULL register A and Figure 2.1.6 shows the structure of the PULL register B.

Table 2.1.3 I/O ports which either pull-up or pull-down is controlled by software

Control	Ports
Pull-down	P0, P1, P3
Pull-up	P2, P4 ₁ to P4 ₇ , P5 to P7

APPLICATION

2.1 I/O pins




Fig. 2.1.5 Structure of PULL register A




Fig. 2.1.6 Structure of PULL register B

2.1.2 Function pins

Each function pin except I/O ports is described below.

(1) Pins Vcc and Vss

Power source input pins. In the high-speed mode, apply $(\frac{f(XIN)}{4} + 2)$ V–5.5 V to the Vcc pin.

In the middle-speed mode or the low-speed mode, apply 2.5 V–5.5 V to the Vcc pin.

When $T_a = -40\text{ }^{\circ}\text{C}$ to $-20\text{ }^{\circ}\text{C}$, use the extended operating temperature version, and apply 3.0 V–5.5 V to the Vcc pin.

In all modes, apply 0 V to the Vss pin.

(2) Pins VL1, VL2 and VL3

Power source input pins for LCD. Apply $0 \leq VL1 \leq VL2 \leq VL3 \leq VCC$ of voltage to these pins.

(3) Pins Xin and Xout

An input pin and an output pin for the main clock generating circuit.

(4) RESET pin

The 3820 group is reset internally by keeping the level of this pin at “L” for 2 μs or more. Reset state is released by returning the level of this pin to “H”.

(5) Pins SEG0 to SEG15

Segment signal output pins for LCD.

(6) Pins COM0 to COM3

Common signal output pins for LCD.

APPLICATION

2.1 I/O pins

2.1.3 Application examples

The basic structure for key input without a pull-up resistor and an application examples of it are described below.

In contrast to a method which uses a pull-up resistor, dissipating current incessantly, this method requires only a charging current for a very small capacitance, so it is especially suitable for a battery-driven unit. In the following description, ports A, B, C and D are only tentative names and differ from the real port names.

(1) Basic structure for key input

Figure 2.1.7 shows a connection example 1 for key input without a pull-up resistor and Figure 2.1.8 shows the key input control procedure 1. Figure 2.1.9 shows a timing diagram 1 where switch A is pressed.




Fig. 2.1.7 Connection example 1 for key input




Fig. 2.1.8 Key input control procedure 1




Fig. 2.1.9 Timing diagram 1 where switch A is pressed

The discharging time (③, ④) after completion of charge in Figure 2.1.9 is shown with the following expression.

The discharging time (T) is obtained with $T = CR$.

●The capacitance of the virtual capacitor (C) is:

Capacitance of microcomputer output transistors and input transistors ...	Approx. 10 pF
Capacitance of package pin	Several pF
+ Capacitance of each key wiring	Several pF
<hr/>	
(minimum) Approx. 10 pF	

●In the leak current standard at 5 V, the maximum value is 5 μA and the standard value is 0.05 μA . Accordingly, the minimum resistance (R) is 1 M Ω and the standard resistance is 100 M Ω .

In the above condition, the discharging time (T) is obtained as follows:

$T \text{ (minimum)} = 10 \text{ pF} \times 1 \text{ M}\Omega = 10 \times 10^{-12} \times 1 \times 10^6 = 10 \times 10^{-6} \text{ (s)}$

$T \text{ (standard)} = 10 \text{ pF} \times 100 \text{ M}\Omega = 10 \times 10^{-12} \times 100 \times 10^6 = 1 \times 10^{-3} \text{ (s)}$

Accordingly, the discharging time (T) is 10 μs (minimum) to 1 ms (standard).

APPLICATION

2.1 I/O pins

*The discharging time (t_2) at ON is obtained with $t = Cr$ in the same way as the previous page, with the result of $t = 100 \text{ ns}$.

*Judge ON/OFF of key input within the time (t_1) which is obtained as follows:

After the completion of "H" output,

$$V_{t1} = V_O \times e^{-t_1/T}$$

$$t_1 = -T \times \ln \frac{V_{t1}}{V_O}$$

V_O : "H" output voltage

V_{t1} : Input voltage after t_1 (s)

<Example> The standard time at $V_O = 5.0 \text{ V}$, $V_{t1} = 3.5 \text{ V}$

$$t_1 = -1 \times 10^{-3} \times \ln \frac{3.5}{5.0} \approx 357 \mu\text{s}$$

(2) Key input application example

According to the key input without a pull-up resistor described in (1), an effective application example where there are enough ports is shown below. This method reduces both current dissipation and quantity of parts compared with the example shown in (1).

Figure 2.1.10 shows a connection example 2 for key input using port D and Figure 2.1.11 shows the key input control procedure 2. Figure 2.1.12 shows a timing diagram 2 where switch A is pressed.




Fig. 2.1.10 Connection example 2 for key input




Fig. 2.1.11 Key input control procedure 2




Fig. 2.1.12 Timing diagram 2 where switch A is pressed

With the exception that "L" is output using port D for key input (refer to "Figure 2.1.12 (A)"), the basic structure is the same as that shown in (1).

The examples shown in (1) and (2) are already put into practical use. However, be sure to evaluate them on the user's side.

In this example, the ports are the same structure as the equivalent circuit which a pull-up resistor of about 1 kΩ is connected.

APPLICATION

2.1 I/O pins

2.1.4 Notes on use

When using I/O ports, note the following.

(1) Reading the port direction register

The value of the port direction register is not readable. The following cannot be used:

- the data transfer instruction (**LDA**, etc.)
- the operation instruction when the index X mode flag (T) is “1”
- the addressing mode which uses the value of a direction register as an index
- the bit-test instruction (**BBC** or **BBS**, etc.) to a direction register
- the read-modify-write instruction (**ROR**, **CLB**, or **SEB**, etc.) to a direction register

Use instructions such as **LDM** and **STA**, etc., to set the port direction registers.

(2) When the data register (port latch) of an I/O port is modified with the bit managing instruction

When the data register (port latch) of an I/O port is modified with the bit managing instruction*¹, the value of the unspecified bit may be changed.

REASON

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the data register of an I/O port, the following is executed to all bits of the data register.

- As for a bit which is set for an input port:

The pin state is read in the CPU, and is written to this bit after bit managing.

- As for a bit which is set for an output port:

The bit value is read in the CPU, and is written to this bit after bit managing.

Note the following:

- Even when a port which is set as an output port is changed for an input port, its data register holds the output data.
- As for a bit of which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its data register contents

*1 bit managing instructions : **SEB** and **CLB** instruction

(3) Pull-up control and pull-down control

To pull-up or pull-down ports by software, note the following.

- When ports P0, P1 and P3 are used as segment output pins for LCD, the settings of the pull-down bits corresponding to these ports of the PULL register A are invalid (pull-down is impossible).
- When ports P0–P2, P41–P47 and P5–P7 are set for the output mode, the settings of the bits corresponding to these ports of the PULL register A and PULL register B are invalid (pull-up or pull-down are impossible).

(4) Notes in standby state

In standby state*2 for low-power dissipation, do not make input levels of an input port and an I/O port “undefined”, especially for I/O ports of the P-channel and the N-channel open-drain.

Pull-up (connect the port to VCC) or pull-down (connect the port to VSS) these ports through a resistor.

When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up or pull-down resistor as an option, note on varied current values.

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external

REASON

Even when setting as an output port with its direction register, in the following state:

- P-channel.....when the content of the data register (port latch) is “0”
- N-channel.....when the content of the data register (port latch) is “1”

the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes “undefined” depending on external circuits.

Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are “undefined”. This may cause power source current.

*2 standby state : the stop mode by executing the **STP** instruction the wait mode by executing the **WIT** instruction

APPLICATION

2.1 I/O pins

(5) Termination of unused pins

Table 2.1.4 shows termination of unused pins.

Table 2.1.4 Termination of unused pins

Pins	Terminations
P20–P27	①After set for the input mode and put the built-in pull-up resistor in the ON state, open.* ¹ ②Set for the output mode and open at “L” or “H.”* ²
P41/ ϕ	
P44/RxD	
P45/TxD	
P46/SCLK1	
P47/SRDY1	
P50/SIN2	
P51/SOUT2	
P52/SCLK2	
P53/SRDY2	
P54/CNTR0	
P55/CNTR1	
P56/TOUT	
P61/RTP1	
P70/XCOUT	
P71/XCIN	
P00/SEG24–P07/SEG31	①After set for the input mode and put the built-in pull-down resistor in the ON state, open.* ¹ ②Set for the output mode and open at “L” or “H.”* ²
P10/SEG32–P17/SEG39	
P40	Connect each pin to VCC or VSS through each resistor of 1 k Ω to 10 k Ω .
P42/INT0	①After disabling INT interrupts, set for the input mode, and put the built-in pull-up resistor in the ON state, open.* ¹ ②Set for the output mode and open at “L” or “H.”* ²
P43/INT1	
P57/INT2	
P60/INT3/RTP0	
VL1–VL3	Connect to VSS level
COM0–COM3	Open
SEG0–SEG15	
P30/SEG16–P37/SEG23	Put the built-in pull-down resistor in the ON state, open.* ¹

*1 After reset and before the built-in pull-up (pull-down) resistor is put in the ON state by software, the built-in pull-up (pull-down) resistor is in the OFF state. Because of this, the potential at these pins are “undefined” and the power source current may increase. Since the direction register setup may be changed for the output mode because of a program runaway or noise, set direction register for the input mode periodically. And make the length of wiring which is connected I/O ports within 2 cm.

*2 After reset and before I/O ports are switched for the output mode by software, I/O ports are set for the input mode. Because of this, the potential at these pins are “undefined” and the power source current may increase in the input mode. Since the direction register setup may be changed for the input mode because of a program runaway or noise, set direction register for the output mode periodically. And make the length of wiring which is connected I/O ports within 2 cm.

2.2 Interrupts

2.2.1 Explanation of operations

When an interrupt request is accepted, the contents immediately before acceptance of the interrupt requests of the following registers is automatically pushed onto the stack area in the order of ①, ② and ③.

- ① High-order (PCH) contents of program counter
- ② Low-order (PCL) contents of program counter
- ③ Contents of processor status register (PS)

After the contents of the above registers are pushed onto the stack area, the accepted interrupt vector address enters the program counter and consequently the interrupt processing routine is executed.

When the **RTI** instruction is executed at the end of the interrupt processing routine, the contents of the above registers pushed onto the stack area are restored to the respective registers in the order of ③, ② and ① and the processing executed immediately before acceptance of the interrupts is continued.

Figure 2.2.1 shows an interrupt operation diagram.




Fig. 2.2.1 Interrupt operation diagram

APPLICATION

2.2 Interrupts

(1) Interrupt request generating conditions

Table 2.2.1 shows interrupt sources and interrupt request generating conditions.

The occurrence of an interrupt request causes the corresponding interrupt request bit to be set to “1.”

When the following conditions are satisfied in this state, the interrupt request is accepted.

For details, refer to “**2.2.2 Control**”.

①Interrupt disable flag = “0” (interrupts enabled)

②Interrupt enable bit = “1” (interrupts enabled)

Table 2.2.1 Interrupt sources and interrupt request generating conditions

Interrupt sources	Interrupt request generating conditions	Reference
INT0	At detection of either rising or falling edge of INT0 input (Active edge selectable)	2.2.4 INT interrupts
INT1	At detection of either rising or falling edge of INT1 input (Active edge selectable)	
Serial I/O1 receive	At completion of serial I/O1 data reception	2.5 Serial I/O1
Serial I/O1 transmit	At completion of serial I/O1 transmit shift or when transmit buffer register is empty	
Timer X	At timer X underflow	2.3 Timer X and timer Y
Timer Y	At timer Y underflow	
Timer 2	At timer 2 underflow	2.4 Timer 1, timer 2, and timer 3
Timer 3	At timer 3 underflow	
CNTR0	At detection of either rising or falling edge of CNTR0 input (Active edge selectable)	2.3 Timer X and timer Y
CNTR1	At detection of either rising or falling edge of CNTR1 input (Active edge selectable)	
Timer 1	At timer 1 underflow	2.4 Timer 1, timer 2, and timer 3
INT2	At detection of either rising or falling edge of INT2 input (Active edge selectable)	2.2.4 INT interrupts
INT3	At detection of either rising or falling edge of INT3 input (Active edge selectable)	
Key input (Key-on wake up)	At falling of conjunction of input level for port P2 (at input mode)	2.2.5 Key input interrupt
Serial I/O2	At completion of serial I/O2 data transmission or reception	2.6 Serial I/O2
BRK instruction	At BRK instruction execution	SERIES 740 <SOFTWARE> USER'S MANUAL

(2) Processing upon acceptance of an interrupt request

Upon acceptance of an interrupt request, the following operations are automatically performed.

- ①The processing being executed is stopped.
- ②The contents of the program counter and the processor status register are pushed onto the stack area. Figure 2.2.2 shows changes of the stack pointer and the program counter upon acceptance of an interrupt request.
- ③Concurrently with the push operation, the jump destination address (the beginning address of the interrupt processing routine) of the occurring interrupt stored in the vector address is set in the program counter, then the interrupt processing routine is executed.
- ④After the interrupt processing routine is started, the corresponding interrupt request bit is automatically cleared to "0." The interrupt disable flag is set to "1" so that multiple interrupts are disabled.

Accordingly, for executing the interrupt processing routine, it is necessary to set the jump destination address in the vector area corresponding to each interrupt.




Fig. 2.2.2 Changes of stack pointer and program counter upon acceptance of interrupt request

APPLICATION

2.2 Interrupts

(3) Timing after acceptance of an interrupt request

The interrupt processing routine is started at the timing of machine cycle after completion of the executing instruction. Figure 2.2.3 shows the processing time up to the execution of an interrupt processing routine and Figure 2.2.4 shows timing after the acceptance of an interrupt request.




Fig. 2.2.3 Processing time up to execution of interrupt processing routine




Fig. 2.2.4 Timing after acceptance of interrupt request

2.2.2 Control

For interrupts except the **BRK** instruction interrupt, the acceptance of interrupt can be controlled by an interrupt request bit, an interrupt enable bit, and an interrupt disable flag. In this section, control of interrupts except the **BRK** instruction interrupt is described and Figure 2.2.5 shows an interrupt control diagram.




Fig. 2.2.5 Interrupt control diagram

An interrupt request bit, an interrupt enable bit and an interrupt disable flag function independently and do not affect each other. An interrupt is accepted when all the following conditions are satisfied.

- Interrupt request bit — “1”
- Interrupt enable bit — “1”
- Interrupt disable flag — “0”

Though the interrupt priority is determined by software, a variety of priority processing can be performed by software using the above bits and flag.

Table 2.2.2 shows a list of interrupt bits for individual interrupt sources.

(1) Interrupt request bits

The interrupt request bits are allocated to the interrupt request register 1 (address 003C16) and interrupt request register 2 (address 003D16).

The occurrence of an interrupt request causes the corresponding interrupt request bit to be set to “1.” The interrupt request bit is held in the “1” state until the interrupt is accepted. When the interrupt is accepted, this bit is automatically cleared to “0.”

Each interrupt request bit can be set to “0” by software, but it cannot be set to “1” by software.

APPLICATION

2.2 Interrupts

(2) Interrupt enable bits

The interrupt enable bits are allocated to the interrupt control register 1 (address 003E16) and the interrupt control register 2 (address 003F16).

The interrupt enable bits control the acceptance of the corresponding interrupt request.

When an interrupt enable bit is “0,” the corresponding interrupt request is disabled. If an interrupt request occurs when this bit is “0,” the corresponding interrupt request bit is only set to “1” and this interrupt is not accepted.

In this case, unless the interrupt request bit is set to “0” by software, the interrupt request bit remains in the “1” state.

When an interrupt enable bit is “1,” the corresponding interrupt is enabled. If an interrupt request occurs when this bit is “1,” this interrupt is accepted (at interrupt disable flag = “0”).

Each interrupt enable bit can be set to “0” or “1” by software.

(3) Interrupt disable flag

The interrupt disable flag is allocated to bit 2 of the processor status register. The interrupt disable flag controls the acceptance of interrupt request.

When this flag is “1,” the acceptance of interrupt requests is disabled. When the flag is “0,” the acceptance of interrupt requests is enabled. This flag is set to “1” with the **SEI** instruction and is set to “0” with the **CLI** instruction.

When a main routine branches to an interrupt processing routine, this flag is automatically set to “1,” so that multiple interrupts are disabled. To use multiple interrupts, set this flag to “0” with the **CLI** instruction within the interrupt processing routine. Figure 2.2.6 shows an example of multiple interrupts.

Table 2.2.2 List of interrupt bits for individual interrupt sources

Interrupt sources	Interrupt request bit		Interrupt enable bit	
	Address	Bit	Address	Bit
INT0	003C16	b0	003E16	b0
INT1	003C16	b1	003E16	b1
Serial I/O1 receive	003C16	b2	003E16	b2
Serial I/O1 transmit	003C16	b3	003E16	b3
Timer X	003C16	b4	003E16	b4
Timer Y	003C16	b5	003E16	b5
Timer 2	003C16	b6	003E16	b6
Timer 3	003C16	b7	003E16	b7
CNTR0	003D16	b0	003F16	b0
CNTR1	003D16	b1	003F16	b1
Timer 1	003D16	b2	003F16	b2
INT2	003D16	b3	003F16	b3
INT3	003D16	b4	003F16	b4
Key input	003D16	b5	003F16	b5
Serial I/O2	003D16	b6	003F16	b6




Fig. 2.2.6 Example of multiple interrupts

APPLICATION

2.2 Interrupts

2.2.3 Related registers

Figure 2.2.7 shows memory allocation of interrupt-related registers. Each of these registers is described below.

Address	
003A ₁₆	Interrupt edge selection register (INTEDGE)
003B ₁₆	
003C ₁₆	Interrupt request register 1 (IREQ1)
003D ₁₆	Interrupt request register 2 (IREQ2)
003E ₁₆	Interrupt control register 1 (ICON1)
003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 2.2.7 Memory allocation of interrupt-related registers

(1) Interrupt edge selection register (address 003A₁₆)

The interrupt edge selection register selects an active edge of each INT interrupt.

Bit 0 to bit 3 select active edges of INT₀–INT₃ pins inputs. In the “0” state, the falling edge (⌋) of the corresponding pin input is active. In the “1” state, the rising edge (⌈) of the corresponding pin input is active. Figure 2.2.8 shows the structure of the interrupt edge selection register.




Fig. 2.2.8 Structure of interrupt edge selection register

(2) Interrupt request register 1 (IREQ1) and interrupt request register 2 (IREQ2)

The interrupt request register 1 (address 003C16) and the interrupt request register 2 (address 003D16) indicate whether an interrupt request has occurred or not.


Figure 2.2.9 shows the structure of the interrupt request register 1 and Figure 2.2.10 shows the structure of the interrupt request register 2.

The occurrence of an interrupt request causes the corresponding bit to be set to “1.” This interrupt request bit is automatically cleared to “0” by the acceptance of the interrupt request.

The interrupt request bits can be set to “0” by software, but it cannot be set to “1” by software.

The occurrence of each interrupt is controlled by the interrupt enable bits (refer to the next item).

Interrupt request register 1



Interrupt request register 1 (IREQ1) [Address 3C16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	INT1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Serial I/O1 receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	Serial I/O1 transmit interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Timer 3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*


* : “0” can be set by software, but “1” cannot be set.

Fig. 2.2.9 Structure of interrupt request register 1

APPLICATION

2.2 Interrupts

Interrupt request register 2



Interrupt request register 2 (IREQ2) [Address 3D16]

B	Name	Functions	At reset	R	W
0	CNTR0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	CNTR1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Timer 1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	INT2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	INT3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Key input interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Serial I/O2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Nothing is allocated. This bit cannot be written to and is fixed to "0" at reading.		0	0	×

* : "0" can be set by software, but "1" cannot be set.

Fig. 2.2.10 Structure of interrupt request register 2

(3) Interrupt control register 1 (ICON1) and interrupt control register 2 (ICON2)

The interrupt control register 1 (address 003E16) and the interrupt control register 2 (address 003F16) control each interrupt request source.

Figure 2.2.11 shows the structure of the interrupt control register 1 and Figure 2.2.12 shows the structure of the interrupt control register 2.

When an interrupt enable bit is “0,” the corresponding interrupt request is disabled. If an interrupt request occurs when this bit is “0,” the corresponding interrupt request bit is only set to “1,” and the interrupt request is not accepted.

When an interrupt enable bit is “1,” the corresponding interrupt request is enabled. If an interrupt request occurs when this bit is “1,” the interrupt request is accepted (at interrupt disable flag = “0”). Each interrupt enable bit can be set to “0” or “1” by software.

Interrupt control register 1




Fig. 2.2.11 Structure of interrupt control register 1

APPLICATION

2.2 Interrupts




Fig. 2.2.12 Structure of interrupt control register 2

(4) Processor status register

The processor status register is an 8-bit register. Figure 2.2.13 shows the structure of the processor status register. Bit 2 related to an interrupt is described below.

■ **Interrupt disable flag : bit 2**

The interrupt disable flag controls the acceptance of interrupt requests except **BRK** instruction interrupt. When this flag is “1,” the acceptance of an interrupt request is disabled. When this flag is “0,” the acceptance of an interrupt request is enabled. This flag is set to “1” with the **SEI** instruction and is set to “0” with the **CLI** instruction.

When a main routine branches to an interrupt processing routine, this flag is automatically set to “1,” so that multiple interrupts are disabled. To use multiple interrupts, set this flag to “0” with the **CLI** instruction within the interrupt processing routine.




Fig. 2.2.13 Structure of processor status register

APPLICATION

2.2 Interrupts

2.2.4 INT interrupts

The INT interrupt requests occur by detecting a level change of each INT pin (INT0–INT3).

(1) Active edge selection

As an active edge, falling edge (↓) detection or rising edge (↑) detection can be selected by bits 0 to 3 of the interrupt edge selection register (address 003A16).

In the “0” state, the falling edge of the corresponding pin is detected. In the “1” state, the rising edge of the corresponding pin is detected.

The pins INT0 to INT3 are also used as I/O ports P42, P43, P57, and P60, but no register to switch between INT pin and I/O port is available. When the port is an input port, the active edges of the port are always detected. Accordingly, when using ports P42, P43, P57 and P60 as input ports, put the corresponding INT interrupt into the disabled state. If this interrupt is not disabled, an INT interrupt is caused by pin level change, so that the program runs away.

Figure 2.2.14 shows the structure of the interrupt edge selection register.




Fig. 2.2.14 Structure of interrupt edge selection register

2.2.5 Key input interrupt

The Key input interrupt request occurs when an “L” level voltage is applied to the pin set for the input mode of the port P2.

For interrupt sources except the INT interrupts and the Key input interrupt, refer to “**CHAPTER 1**”.

(1) Connection example when the Key input interrupt is used

When using the Key input interrupt, after set ports P20 to P23 for the input mode, configure an “L” level valid key-matrix.

Figure 2.2.15 shows a connection example when the key input interrupt is used, and a port P2 block diagram. In the connection example in Figure 2.2.15, an Key input interrupt request is caused by pressing the key corresponding to one of ports P20 to P23.




Fig. 2.2.15 Connection example when key input interrupt is used, and port P2 block diagram

APPLICATION

2.2 Interrupts

(2) Set values of Key input interrupt-related registers

When using the Key input interrupt, set the following:

- Port P2 direction register (address 0005₁₆)
- Bit 2 of PULL register A (address 0016₁₆)
- Bit 5 of interrupt request register 2 (address 003D₁₆) = "0"
- Bit 5 of interrupt control register 2 (address 003F₁₆) (Note) = "1"

Figure 2.2.16 shows the setting values (corresponding to Figure 2.2.15) of the Key input interrupt-related registers.

Note: Fix bit 7 of the interrupt control register 2 (address 003F₁₆) to "0."




Fig. 2.2.16 Setting values (corresponding to Figure 2.2.15) of key input interrupt-related registers

2.2.6 Notes on use

When using interrupts, note the following.

(1) Register setting

- Fix bit 7 of the interrupt control register 2 (address 003F16) to “0.” Nothing is allocated for this bit, however, do not write “1” to it.
- When using I/O ports P42, P43, P57 and P60 as input ports, put the INT interrupts corresponding to each port into the disabled state.
- When the active edges of the following interrupts are switched, the corresponding interrupt request bit may be set to “1.” To avoid accepting an interrupt request, we recommend the register setting example shown in Figure 2.2.17.
 - INT0 interrupt to INT3 interrupt
 - CNTR0 interrupt and CNTR1 interrupt




Fig. 2.2.17 Register setting example

APPLICATION

2.3 Timer X and timer Y

2.3 Timer X and timer Y

2.3.1 Explanation of timer X operations

Timer X has 4 modes of operation.

Operation in each mode is described below.

(1) Timer mode

Operation in the timer mode is described below.

①Start of count operation

Immediately after reset release, the timer X stop control bit is in the “0” state. For this reason, the count operation is automatically started after reset release.

The value of the timer X counter (referred as “the X counter”) is decremented by 1 each time a count source is input.

The count source is $f(XIN)/16$ clock (low-speed mode ; $f(XCIN)/16$ clock).

②Reload operation

The X counter underflows at the first count pulse after the value of the X counter reaches “0016.” At this time, the value of the timer X latch (referred as “the X latch”) is transferred (reloaded) to the X counter.

③Interrupt operation

An interrupt request occurs at the X counter underflow. At the same time, the timer X interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the timer X interrupt enable bit.

An interrupt request occurs each time the counter underflows. In other words, an interrupt request occurs every “the X counter initial value + 1” count of the rising edge of the count source.

④Stop of count operation

By writing “1” to the timer X stop control bit by software, the count operation is stopped.

The count operation is continued until “1” is set to the timer X stop control bit.

Figure 2.3.1 shows a timer mode operation example.

Count period

Count period $T(s) = 1 \div \text{count source frequency} \times (\text{the X counter initial value} + 1)$

Timer mode operation example

- UF : Underflow
- RL : Reload
- n : The X counter initial value




Fig. 2.3.1 Timer mode operation example

APPLICATION

2.3 Timer X and timer Y

(2) Pulse output mode

The operation in the pulse output mode is the same as that in the timer mode, besides, which is added a pulse output operation. In this mode, a pulse whose polarity is reversed at every the X counter underflow is output from the P54/CNTR0 pin.

Operation in the pulse output mode is described below.

①Start of count operation

Immediately after reset release, the timer X stop control bit is in the “0” state. For this reason, the count operation is automatically started after reset release.

The value of the X counter is decremented by 1 each time a count source is input.

The count source is $f(XIN)/16$ clock (low-speed mode ; $f(XCIN)/16$ clock).

②Reload operation

The X counter underflows at the first count pulse after the value of the X counter reaches “0016.”

At this time, the value of the X latch is transferred (reloaded) to the X counter.

③Pulse output

A pulse whose polarity is reversed every the X counter underflow is output from the P54/CNTR0 pin.

As a level at a start of pulse output, a “H” or “L” is selected by the CNTR0 active edge switch bit.

At the time when the pulse output mode is selected by the timer X operating mode bits, a pulse output is started.

④Interrupt operation

■Counter underflow

An interrupt request occurs at the X counter underflow. At the same time, the timer X interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the timer X interrupt enable bit.

■Edge of pulse output

At the edge of the pulse output from the P54/CNTR0 pin, an interrupt request occurs. At the same time, the CNTR0 interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the CNTR0 interrupt enable bit.

As an active edge, the falling edge (↓) or rising edge (↑) is specified by the CNTR0 active edge switch bit.

⑤Stop of count operation

By writing “1” to the timer X stop control bit by software, the count operation is stopped.

The count operation is continued until “1” is set to the timer X stop control bit.


Figure 2.3.2 shows a pulse output mode operation example.

Count period

Count period $T(s) = 1 \div \text{count source frequency} \times (\text{the X counter initial value} + 1)$

Pulse output mode operation example

- UF : Underflow
- RL : Reload
- n : The X counter initial value



- ① : •Clearing by writing "0" to the timer X interrupt request bit or the CNTR0 interrupt request bit.
 •Clearing by accepting the timer X interrupt request and the CNTR0 interrupt request when the respective interrupt enable bits are "1."

- * : When the CNTR0 active edge switch bit is "1" ;
 •The reverse-polarity pulse of above pulse is output.
 •The CNTR0 interrupt request occurs at the rising edge of the output pulse.

Fig. 2.3.2 Pulse output mode operation example

APPLICATION

2.3 Timer X and timer Y

(3) Event counter mode

The operation in the event counter mode is the same as that in the timer mode except that the input signal to the P54/CNTR0 pin is used as a count source.

Operation in the event counter mode is described below.

①Start of count operation

Immediately after reset release, the timer X stop control bit is in the “0” state. For this reason, the count operation is automatically started after reset release.

The value of the X counter is decremented by 1 each time a count source is input.

As an active edge, the falling edge (↓) or rising edge (↑) is specified by the CNTR0 active edge switch bit.

②Reload operation

The X counter underflows at the first count pulse after the value of the X counter reaches “0016.”

At this time, the value of the X latch is transferred (reloaded) to the X counter.

③Interrupt operation

■Counter underflow

An interrupt request occurs at the X counter underflow. At the same time, the timer X interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the timer X interrupt enable bit.

■Edge of count source

At the edge of the count source input from the P54/CNTR0 pin, an interrupt request occurs. At the same time, the CNTR0 interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the CNTR0 interrupt enable bit.

As an active edge, the falling edge (↓) or rising edge (↑) is specified by the CNTR0 active edge switch bit.

④Stop of count operation

By writing “1” to the timer X stop control bit by software, the count operation is stopped.

The count operation is continued until “1” is set to the timer X stop control bit.


Figure 2.3.3 shows an event counter mode operation example.

Count period

Count period $T(s) = 1 \div \text{count source frequency} \times (\text{the X counter initial value} + 1)$

Event counter mode operation example

- UF : Underflow
- RL : Reload
- n : The X counter initial value



- ① : •Clearing by writing "0" to the timer X interrupt request bit or the CNTR0 interrupt request bit.
 •Clearing by accepting the timer X interrupt request and the CNTR0 interrupt request when the respective interrupt enable bits are "1."

* : When the CNTR0 active edge switch bit is "1" ;
 •Falling edge of the count source is valid.
 •The CNTR0 interrupt request occurs at the rising edge of the output pulse.

Fig. 2.3.3 Event counter mode operation example

APPLICATION

2.3 Timer X and timer Y

(4) Pulse width measurement mode

In the pulse width measurement mode, the width ("H" or "L" level) of a pulse input from the P54/CNTR0 pin is measured.

Operation in the pulse width measurement mode is described below.

①Count operation

Immediately after reset, the timer X stop control bit is in the "0" state. In this state, a count operation is continued in the period in which the measurement level is input to the P54/CNTR0 pin.

The value of the X counter is decremented by 1 each time a count source is input.

The count source is $f(XIN)/16$ clock (low-speed mode ; $f(XCIN)/16$ clock).

②Reload operation

The X counter underflows at the first count pulse after the value of the X counter reaches "0016."

At this time, the value of the X latch is transferred (reloaded) to the X counter.

③Pulse width measurement

As a pulse measurement period, a "H" or "L" is selected by the CNTR0 active edge switch bit.

The difference between the initial value of the X counter and the X counter value at counter stop is a measured pulse width.

A reload operation by reading the count value is not performed automatically. Accordingly, to continue the measurement, set the initial value anew by software.

When reading a value from the timer X, read both registers in order of the timer X (high-order) and the timer X (low-order).

④Interrupt operation

■Edge of pulse measured

At the edge of the pulse input from the P54/CNTR0 pin, an interrupt request occurs. At the same time, the CNTR0 interrupt request bit is set to "1." The occurrence of an interrupt is controlled by the CNTR0 interrupt enable bit.

The CNTR0 active edge switch bit specifies an active edge. When "H" level width is measured, the falling edge (\downarrow) is active, when "L" level width is measured, the rising edge (\uparrow) is active.

■Counter underflow

An interrupt request occurs at the X counter underflow. At the same time, the timer X interrupt request bit is set to "1." The occurrence of an interrupt is controlled by using the timer X interrupt enable bit.


Figure 2.3.4 shows a pulse width measurement mode operation example.

Pulse width

Pulse width $H(s) = 1 \div \text{count source frequency} \times (\text{the X counter initial value} - \text{the X counter value at count stop})$

Pulse width measurement mode operation example

- n : The X counter initial value
- m: The X counter value at count stop



- ① : •Clearing by writing "0" to the CNTR0 interrupt request bit.
 •Clearing by accepting the CNTR0 interrupt request when the CNTR0 interrupt enable bit is "1."
- ② : Set initial value to the timer X when timer X write control bit is "0."
- * : When the CNTR0 active edge switch bit is "1" ;
- "L" level width of the input pulse is measured.
 - The CNTR0 interrupt request occurs at the rising edge of the input pulse.

Fig. 2.3.4 Pulse width measurement mode operation example

APPLICATION

2.3 Timer X and timer Y

(5) Real time port control

The real time port control is the function which outputs preset data from the real time ports in synchronization with an underflow of the X counter. Table 2.3.1 shows real time ports and bits for storing data. This real time port control function is available in every mode.

A data output from the real time port is started at setting the real time port control bit to “1” (when setting “1” to the real time port control bit of the timer X mode register, use the **SEB** instruction).

When the data for real time port is rewritten, the rewritten values are output at the first underflow of the X counter after rewriting.

Figure 2.3.5 shows a timer mode operation example with the real time port function.


The real time port is also used as port P60 and P61. When using the real time port, set the corresponding bit of the port P6 direction register (address 000D16) to “1” for the output mode.

Table 2.3.1 Real time ports and bits for storing data

Real time port	Bit for storing data
RTP0 (P60)	Bit 2 of timer X mode register
RTP1 (P61)	Bit 3 of timer X mode register

Timer mode operation example with real time port function

- UF : Underflow
- RL : Reload
- n : The X counter initial value



- ① : In the case that following are set immediately after reset release, "0" is output from pins P60/INT3/RTP0 and P62/RTP1.
- Set ports P60 and P61 for the output mode.
 - Set the real time port control bit to "1."

Fig. 2.3.5 Timer mode operation example with real time port function

APPLICATION

2.3 Timer X and timer Y

2.3.2 Explanation of timer Y operations

Timer Y has 4 modes of operation.

Operation in each mode is described below.

(1) Timer Mode

Operation in the timer mode is described below.

①Start of count operation

Immediately after reset release, the timer Y stop control bit is in the “0” state. For this reason, the count operation is automatically started after reset release.

The value of the timer Y counter (referred as “the Y counter”) is decremented by 1 each time a count source is input.

The count source is $f(X_{IN})/16$ clock (low-speed mode ; $f(X_{CIN})/16$ clock).

②Reload operation

The Y counter underflows at the first count pulse after the value of the Y counter reaches “00₁₆.” At this time, the value of the timer Y latch (referred as “the Y latch”) is transferred (reloaded) to the Y counter.

③Interrupt operation

An interrupt request occurs at the Y counter underflow. At the same time, the timer Y interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the timer Y interrupt enable bit.

An interrupt request occurs each time the counter underflows. In other words, an interrupt request occurs every “the Y counter initial value + 1” count of the rising edge of the count source.

④Stop of count operation

By writing “1” to the timer Y stop control bit by software, the count operation is stopped.

The count operation is continued until “1” is set to the timer Y stop control bit.

Figure 2.3.6 shows a timer mode operation example.

Count period

Count period $T(s) = 1 \div \text{count source frequency} \times (\text{the Y counter initial value} + 1)$

Timer mode operation example

- UF : Underflow
- RL : Reload
- n : The Y counter initial value




Fig. 2.3.6 Timer mode operation example

APPLICATION

2.3 Timer X and timer Y

(2) Period measurement mode

In the period measurement mode, the period of a pulse input from the P55/CNTR1 pin is measured. Operation in the period measurement mode is described below.

①Start of count operation

Immediately after reset release, the timer Y stop control bit is in the “0” state. For this reason, the count operation is automatically started after reset release.

The value of the Y counter is decremented by 1 each time a count source is input.

The count source is $f(XIN)/16$ clock (low-speed mode ; $f(XCIN)/16$ clock).

②Reload operation

At the edge of the pulse input from the P55/CNTR1 pin, the value of the Y latch is transferred (reloaded) to the Y counter. The count value immediately before reload is held until it is read out once after reload.

As an active edge, the falling edge (\downarrow) or rising edge (\uparrow) is specified by the CNTR1 active edge switch bit.

The value of the Y latch is also reloaded at the Y counter underflow.

③Period measurement

As a period measurement duration, the following is selected by the CNTR1 active edge switch bit (bit 6) : Duration from the falling edge to the falling edge (bit 6 = “0”)

Duration from the rising edge to the rising edge (bit 6 = “1”)

The difference between the count value at an active edge input and that immediately before reload is a measured period.

④Interrupt operation

■Edge of input pulse

At the edge of the pulse input from the P55/CNTR1 pin, an interrupt request occurs. At the same time, the CNTR1 interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the CNTR1 interrupt enable bit.

As an active edge, the falling edge (\downarrow) or rising edge (\uparrow) is specified by the CNTR1 active edge switch bit.

■Counter underflow

An interrupt request occurs at the Y counter underflow. At the same time, the timer Y interrupt request bit is set to “1.”

The occurrence of an interrupt is controlled by the timer Y interrupt enable bit.


Figure 2.3.7 shows a period measurement mode operation example.

Pulse period

Pulse period $T(s) = 1 \div \text{count source frequency} \times (\text{the Y counter initial value} - \text{the Y counter value immediately before reload})$

Period measurement mode operation example

- RL : Reload
- n : The Y counter initial value
- m : The Y counter value immediately before reload



- ①: •Clearing by writing "0" to the CNTR1 interrupt request bit.
 •Clearing by accepting the CNTR1 interrupt request when the CNTR1 interrupt enable bit is "1."

- *: When the CNTR1 active edge switch bit is "1";
 •From the rising edge to the rising edge of the input pulse is measured.
 •The CNTR1 interrupt request occurs at the rising edge of the input pulse.

Fig. 2.3.7 Period measurement mode operation example

APPLICATION

2.3 Timer X and timer Y

(3) Event counter mode

The operation in the event counter mode is the same as that in the timer mode except that the input signal to the P55/CNTR1 pin is used as a count source.

Operation in the event counter mode is described below.

①Start of count operation

Immediately after reset release, the timer Y stop control bit is in the “0” state. For this reason, the count operation is automatically started after reset release.

The value of the Y counter is decremented by 1 each time a count source is input.

As an active edge, the falling edge (↓) or rising edge (↑) is specified by the CNTR1 active edge switch bit.

②Reload operation

The Y counter underflows at the first count pulse after the value of the Y counter reaches “0016.”

At this time, the value of the Y latch is transferred (reloaded) to the Y counter.

③Interrupt operation

■Counter underflow

An interrupt request occurs at the Y counter underflow. At the same time, the timer Y interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the timer Y interrupt enable bit.

■Edge of count source

At the edge of the count source input from the P55/CNTR1 pin, an interrupt request occurs. At the same time, the CNTR1 interrupt request bit is set to “1.” The occurrence of an interrupt is controlled by the CNTR1 interrupt enable bit.

As an active edge, the falling edge (↓) or rising edge (↑) is specified by the CNTR1 active edge switch bit.

④Stop of count operation

By writing “1” in the timer Y stop control bit by software, the count operation is stopped.

The count operation is continued until “1” is set in the timer Y stop control bit.


Figure 2.3.8 shows an event counter mode operation example.

Count period

Count period $T(s) = 1 \div \text{count source frequency} \times (\text{the Y counter initial value} + 1)$

Event counter mode operation example

- UF : Underflow
- RL : Reload
- n : The Y counter initial value



- ① : •Clearing by writing "0" to the timer Y interrupt request bit or the CNTR1 interrupt request bit.
 •Clearing by accepting the timer Y interrupt request and the CNTR1 interrupt request when the respective interrupt enable bits are "1."

- * : When the CNTR1 active edge switch bit is "1" ;
 •Falling edge of the count source is valid.
 •The CNTR1 interrupt request occurs at the rising edge of the output pulse.

Fig. 2.3.8 Event counter mode operation example

APPLICATION

2.3 Timer X and timer Y

(4) Pulse width HL continuously measurement mode

In the pulse width HL continuously measurement mode, the width ("H" and "L" level) of pulses input from the P55/CNTR1 pin are continuously measured.

With the exception that reload and an interrupt request occur at both edges of pulses input from the P55/CNTR1 pin, the operation in the pulse width HL continuously measurement mode is the same as that in the period measurement mode.

The pulse width HL continuously measurement mode of operation is described below.

①Start of count operation

Immediately after reset release, the timer Y stop control bit is in the "0" state. For this reason, the count operation is automatically started after reset release.

The value of the Y counter is decremented by 1 each time a count source is input.

The count source is $f(X_{IN})/16$ (low-speed mode ; $f(X_{CIN})/16$).

②Reload operation

At both edges of the pulse input from the P55/CNTR1 pin, the value of the timer Y is transferred (reloaded) to the Y counter. The count value immediately before reload is held until it is read out once after reload.

The value of the Y latch is also reloaded at the Y counter underflow.

③Pulse width measurement

The difference between the count value at an active edge input and that immediately before reload is a measured pulse width.

When reading a value from the timer Y, read both registers in order of the timer Y (high-order) and the timer Y (low-order).

④Interrupt operation

■Edge of input pulse

At both edges of pulses input from the P55/CNTR1 pin, an interrupt request occurs. At the same time, the CNTR1 interrupt request bit is set to "1." The occurrence of an interrupt is controlled by the CNTR1 interrupt enable bit.

■Counter underflow

An interrupt request occurs at the Y counter underflow. At the same time, the timer Y interrupt request bit is set to "1."

The occurrence of an interrupt is controlled by the timer Y interrupt enable bit.

Figure 2.3.9 shows a pulse width HL continuously measurement mode operation example.

APPLICATION

2.3 Timer X and timer Y

2.3.3 Related registers

Figure 2.3.10 shows the memory allocation of the timer X- and timer Y-related registers. Each of these registers is described below.

Address	
000B ₁₆	Port P5 direction register (P5D)
000D ₁₆	Port P6 direction register (P6D)
	≈
0020 ₁₆	Timer X (low-order) (TXL)
0021 ₁₆	Timer X (high-order) (TXH)
0022 ₁₆	Timer Y (low-order) (TYL)
0023 ₁₆	Timer Y (high-order) (TYH)
	≈
0027 ₁₆	Timer X mode register (TXM)
0028 ₁₆	Timer Y mode register (TYM)
	≈
003C ₁₆	Interrupt request register 1 (IREQ1)
003D ₁₆	Interrupt request register 2 (IREQ2)
003E ₁₆	Interrupt control register 1 (ICON1)
003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 2.3.10 Memory allocation of timer X- and timer Y-related registers

(1) Port P5 direction register (P5D)

The port P5 direction register (address 000B16) selects the I/O direction of port P5. Figure 2.3.11 shows the structure of the port P5 direction register.

The CNTR₀ pin is also used as P54, while the CNTR₁ pin is also used as P55.

■Timer X


In the pulse output mode, set bit 4 to “1” for the output mode.

In the event counter mode or the pulse width measurement mode, set bit 4 to “0” for the input mode.

■Timer Y

In the period measurement mode or the event counter mode or the pulse width HL continuously measurement mode, set bit 5 to “0” to set it for the input mode.

Port P5 direction register



Port P5 direction register (P5D) [Address 0B16]

B	Name	Functions	At reset	R	W
0	Port P5 direction register	0 : Port P5 ₀ input mode 1 : Port P5 ₀ output mode	0	×	○
1		0 : Port P5 ₁ input mode 1 : Port P5 ₁ output mode	0	×	○
2		0 : Port P5 ₂ input mode 1 : Port P5 ₂ output mode	0	×	○
3		0 : Port P5 ₃ input mode 1 : Port P5 ₃ output mode	0	×	○
4		0 : Port P5 ₄ input mode 1 : Port P5 ₄ output mode	0	×	○
5		0 : Port P5 ₅ input mode 1 : Port P5 ₅ output mode	0	×	○
6		0 : Port P5 ₆ input mode 1 : Port P5 ₆ output mode	0	×	○
7		0 : Port P5 ₇ input mode 1 : Port P5 ₇ output mode	0	×	○

Note : Port P5 direction register cannot be read out.

P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁	P5 ₀
INT ₂	TOUT	CNTR ₁	CNTR ₀	$\overline{\text{SRDY}}_2$	SCLK ₂	SOUT ₂	SIN ₂

Fig. 2.3.11 Structure of port P5 direction register

APPLICATION

2.3 Timer X and timer Y

(2) Port P6 direction register (P6D)

The port P6 direction register (address 000D16) selects the I/O direction of port P6. Figure 2.3.12 shows the structure of the port P6 direction register.

■Timer X

The real time port RTP0 pin is also used as P60, while the RTP1 pin is also used as P61.

To use as the RTP0 pin, set bit 0 to “1” for the output mode. To use as the RTP1 pin, set bit 1 to “1” for the output mode.




Fig. 2.3.12 Structure of port P6 direction register

(3) Timer X latch and timer X counter (TXL and TXH)

The timer X latch (referred as “the X latch”) and the timer X counter (referred as “the X counter”) consist of 16 bits in a combination of high-order (address 0021₁₆) and low-order (address 0020₁₆). The X latch and the X counter are allocated at the same address. To access the X latch and the X counter, access both the timer X (low-order) and the timer X (high-order).

■Read

When the timer X (high-order) and the timer X (low-order) are read out, the value of the X counter (count value) are read out. Read both registers in the order of the timer X (high-order) and the timer X (low-order).

Do not write any value to the timer X (high-order) and the timer X (low-order) before the timer X (low-order) has been read out. In this case, timer X will not operate normally.

■Write

When a value is written to the timer X (low-order) and the timer X (high-order), the value is set in the X latch and the X counter at the same time. Writing to the X latch only can be selected by the timer X write control bit (refer to “2.3.3 Related registers, (5) Timer X mode register”). Write the values to both registers in the order of the timer X (low-order) and the timer X (high-order).

Do not read timer X (low-order) and the timer X (high-order) before the timer X (high-order) has been written. In this case, timer X will not operate normally.

●Timer X latch


The X latch is a register which holds the value to be transferred (reloaded) automatically to the X counter as the initial value of the X counter at the X counter underflow. Figure 2.3.13 shows the structure of the timer X latch.

The contents of the X latch cannot be read out.

●Timer X latch

Timer X (high-order, low-order)

b7 b6 b5 b4 b3 b2 b1 b0



Timer X (high-order, low-order) (TXH, TXL) [Address 21₁₆, 20₁₆]

B	Functions	At reset	R	W
0 to 7	<ul style="list-style-type: none"> •Set “0000₁₆ to FFFF₁₆” as timer X count value. •Write high-order byte of setting value to TXH, and low-order byte to TXL, respectively. •The values of TXH and TXL are set to the respective X latches and transferred automatically to the respective X counters at the X counter underflow. 	1	×	○

Note : Write both registers in the order of TXL and TXH.

Fig. 2.3.13 Structure of timer X latch


APPLICATION

2.3 Timer X and timer Y

●Timer X counter

The X counter counts the count source. Figure 2.3.14 shows the structure of the timer X counter. The contents of the X counter are decremented by 1 each time a count source is input. The division ratio of the counter is represented by the following expression.

$$\text{Division ratio of the X counter} = \frac{1}{\text{the X counter initial value} + 1}$$



(4) Timer Y latch and timer Y counter (TYL and TYH)

The timer Y latch (referred as “the Y latch”) and the timer Y counter (referred as “the Y counter”) consist of 16 bits in a combination of high-order (address 0023₁₆) and low-order (address 0022₁₆). The Y latch and Y counter are allocated at the same address. To access the Y latch and the Y counter, access both the timer Y (low-order) and the timer Y (high-order).

■Read

When the timer Y (high-order and low-order) are read out, the value of the Y counter (count value) are read out. Read both registers in the order of the timer Y (high-order) and the timer Y (low-order). Do not write any value to the timer Y (high-order and low-order) before the timer Y (low-order) has been read out. In this case, timer Y will not operate normally.

■Write

When a value is written to the timer Y (low-order and high-order), the value is set in the Y latch and the Y counter at the same time. Write the values to both registers in the order of the timer Y (low-order) and the timer Y (high-order).

Do not read the timer Y (low-order and high-order) before the timer Y (high-order) has been written. In this case, timer Y will not operate normally.

●Timer Y latch

The Y latch is a register which holds the value to be transferred (reloaded) automatically to the Y counter as the initial value of the Y counter at the Y counter underflow. Figure 2.3.15 shows the structure of the timer Y latch.

Reload is performed at the following :

- At the Y counter underflow
- At the edge of the input pulse from the P55/CNTR₁ pin
(period measurement mode/pulse width HL continuously measurement mode)

The contents of the Y latch cannot be read out.

●Timer Y latch

Timer Y (high-order, low-order)

b7 b6 b5 b4 b3 b2 b1 b0

Timer Y (high-order, low-order) (TYH, TYL) [Address 23₁₆, 22₁₆]

B	Functions	At reset	R	W
0 to 7	<ul style="list-style-type: none"> •Set “0000₁₆ to FFFF₁₆” as timer Y count value. •Write high-order byte of setting value to TYH, and low-order byte to TYL, respectively. •The values of TYH and TYL are set to the respective Y latches and transferred automatically to the respective Y counters at the Y counter underflow. 	1	×	○

Note : Write both registers in the order of TYL and TYH.

Fig. 2.3.15 Structure of timer Y latch

APPLICATION

2.3 Timer X and timer Y

●Timer Y counter


The Y counter counts the count source. Figure 2.3.16 shows the structure of the timer Y counter. The contents of the Y counter are decremented by 1 each time a count source is input. The division ratio of the counter is represented by the following expression.

$$\text{Division ratio of the Y counter} = \frac{1}{\text{the Y counter initial value} + 1}$$

In the period measurement mode or the pulse width HL continuously measurement mode, the value immediately before reload is held until it is read out once after reload. The count operation is continued.

●Timer Y counter

Timer Y (high-order, low-order)



Timer Y (high-order, low-order) (TYH, TYL) [Address 2316, 2216]

B	Functions	At reset	R	W
0 to 7	<ul style="list-style-type: none">•Set “0000₁₆ to FFFF₁₆” as timer Y count value.•The value of the Y counter is decremented by 1 each time a count source is input.•The values of each Y counter are read out by reading the respective timer Ys.•The Y counter value immediately before reload is held until it is read out once after reload. (period measurement mode/pulse width HL continuously measurement mode)	1	○	○

Notes 1 : Write both registers in the order of TYL and TYH.


2 : Read both registers in the order of TYH and TYL.

Fig. 2.3.16 Structure of timer Y counter

(5) Timer X mode register (TXM)

The timer X mode register (address 002716) consists of bits which select operation or control counting. Figure 2.3.17 shows a structure of the timer X mode register. Each bit is described below.

Timer X mode register



Timer X mode register (TXM) [Address 2716]

B	Name	Functions	At reset	R	W
0	Timer X write control bit	0 : Write value in latch and counter 1 : Write value in latch only	0	○	○
1	Real time port control bit	0 : Real time port function invalid 1 : Real time port function valid	0	○	○
2	P60 data for real time port	0 : "L" level output 1 : "H" level output	0	○	○
3	P61 data for real time port	0 : "L" level output 1 : "H" level output	0	○	○
4	Timer X operating mode bits	^{b5b4} 0 0 : Timer mode 0 1 : Pulse output mode 1 0 : Event counter mode 1 1 : Pulse width measurement mode	0	○	○
5			0	○	○
6	CNTR0 active edge switch bit	•CNTR0 interrupt 0 : Falling edge active 1 : Rising edge active •Pulse output mode 0 : Start at initial level "H" output 1 : Start at initial level "L" output •Event counter mode 0 : Rising edge active 1 : Falling edge active •Pulse width measurement mode 0 : Measure "H" level width 1 : Measure "L" level width	0	○	○
7	Timer X stop control bit	0 : Count start 1 : Count stop	0	○	○

Fig. 2.3.17 Structure of timer X mode register

APPLICATION

2.3 Timer X and timer Y

■Timer X write control bit (bit 0)

The timer X write control bit controls writing to the timer X (low-order and high-order).

When bit 0 is “0,” the value written in the timer X (low-order and high-order) are set into both the X latch and the X counter at the same time.

When bit 0 is “1,” the value written in the timer X (low-order and high-order) is set into the X latch only.

When a value is written into the X latch only, this rewritten value is transferred to the X counter at the first X counter underflow after rewriting.

■Real time port control bit (bit 1)

The real time port control bit selects a function to output data from the real time port. When bit 1 is “0,” this function is invalid. When the bit is “1,” this function is valid.

For an explanation of operations, refer to “**2.3.1 Explanation of timer X operations, (5) Real time port control.**”

■Data for real time port (bit 2 and bit 3)

The data for real time port is the data to be output from the real time port.

■Timer X operating mode bits (bit 4 and bit 5)

The timer X operating mode bits select a operating mode of the timer X.

Table 2.3.2 shows the relation between the timer X operating mode bits and the operating modes.

For an explanation of each mode operation, refer to the section pertaining to the explanation of each operation.

Table 2.3.2 Relation between timer X operating mode bits and operating modes

b5	b4	Operation mode
0	0	Timer mode
0	1	Pulse output mode
1	0	Event counter mode
1	1	Pulse width measurement mode

■ CNTR0 active edge switch bit (bit 6)

The CNTR0 active edge switch bit has a function which selects an active edge of the CNTR0 interrupt, and functions for each mode.

● CNTR0 interrupt

When bit 6 is "0," the falling edge (\downarrow) is active.

When bit 6 is "1," the rising edge (\uparrow) is active.

● Pulse output mode

In the pulse output mode, the initial level at the start of pulse output is selected.

When bit 6 is "0," the initial level is "H."

When bit 6 is "1," the initial level is "L."

● Event counter mode

An active edge of the count source is selected.

When bit 6 is "0," the rising edge (\uparrow) is active.

When bit 6 is "1," the falling edge (\downarrow) is active.

● Pulse width measurement mode

A duration of pulse width measured is selected.

When bit 6 is "0," the "H" level width is measured.

When bit 6 is "1," the "L" level width is measured.

■ Timer X stop control bit (bit 7)

The timer X stop control bit controls the count operation of the timer X.

By writing "0" to bit 7, a count source is input to the X counter, so that a count operation is started. As bit 7 is in the "0" state immediately after reset release, the count operation is automatically started after reset release.

By writing "1" to bit 7, the input of count source to the X counter is stopped, so that the count operation stops.

In the pulse width measurement mode, however, a count operation is performed only in the period in which the measurement level is input to the P54/CNTR0 pin when bit 7 is in the "0" state.

At read, this bit functions as a status bit to indicate the operating state (counting or stop) of the X counter. When bit 7 is "0," the counter is in the operating state. When bit 7 is "1," the counter is in the stop state.


APPLICATION

2.3 Timer X and timer Y

(6) Timer Y Mode Register (TYM)

The timer Y mode register (address 002816) consists of bits which select operation or control counting. Figure 2.3.18 shows a structure of the timer Y mode register. Each bit is described below.

Timer Y mode register



Timer Y mode register (TYM) [Address 2816]

B	Name	Functions	At reset	R	W
0 to 3	Nothing is allocated. These bits cannot be written and are fixed to "0" at reading.		0	0	×
4	Timer Y operating mode bits	b5b4 0 0 : Timer mode	0	○	○
5		0 1 : Period measurement mode 1 0 : Event counter mode 1 1 : Pulse width HL continuously measurement mode	0	○	○
6	CNTR1 active edge switch bit	<ul style="list-style-type: none"> •CNTR1 interrupt 0 : Falling edge active 1 : Rising edge active •Period measurement mode 0 : Measure falling edge to falling edge 1 : Measure rising edge to rising edge •Event counter mode 0 : Rising edge active 1 : Falling edge active 	0	○	○
7	Timer Y stop control bit	0 : Count start 1 : Count stop	0	○	○

Fig. 2.3.18 Structure of timer Y mode register

- Timer Y operating mode bits (bit 4 and bit 5)
The timer Y operating mode bits select a operating mode of the timer Y.

Table 2.3.3 shows the relation between the timer Y operating mode bits and the operating modes. For an explanation of each mode operation, refer to the section pertaining to the explanation of each operation.

Table 2.3.3 Relation between timer Y operating mode bits and operating modes

b5	b4	Operation mode
0	0	Timer mode
0	1	Period measurement mode
1	0	Event counter mode
1	1	Pulse width HL continuously measurement mode

- CNTR1 active edge switch bit (bit 6)

The CNTR1 active edge switch bit has a function which selects an active edge of the CNTR1 interrupt and functions for each mode.

In the pulse width HL continuously measurement mode, this bit is invalid.

- CNTR1 interrupt

When bit 6 is "0," the falling edge (↓) is active.

When bit 6 is "1," the rising edge (↑) is active.

In the pulse width HL continuously measurement mode, an interrupt request occurs at the both edges regardless of the value of this bit.

- Period measurement mode

This bit selects the duration which is measured.

When bit 6 is "0," the falling edge to the falling edge duration is measured.

When bit 6 is "1," the rising edge to the rising edge duration is measured.

- Event counter mode

An active edge of the count source is selected.

When bit 6 is "0," the rising edge (↑) is active.

When bit 6 is "1," the falling edge (↓) is active.

- Timer Y stop control bit (bit 7)

The timer Y stop control bit controls the count operation of the timer Y.

By writing "0" to bit 7, a count source is input to the Y counter, so that a count operation is started. As bit 7 is in the "0" state immediately after reset release, the count operation is automatically started after reset release.

By writing "1" to bit 7, the input of count source to the Y counter is stopped, so that the count operation stops.

At read, this bit functions as a status bit to indicate the operating state (counting or stop) of the counter. When bit 7 is "0," the counter is in the operating state. When bit 7 is "1," the counter is in the stop state.

APPLICATION

2.3 Timer X and timer Y

(7) Interrupt request register 1 (IREQ1) and interrupt request register 2 (IREQ2)

The interrupt request register 1 (address 003C16) and the interrupt request register 2 (address 003D16) indicate whether an interrupt request has occurred or not.

Figure 2.3.19 shows the structure of the interrupt request register 1 and Figure 2.3.20 shows the structure of the interrupt request register 2.

The occurrence of an interrupt request (timer X, timer Y, CNTR0, and CNTR1 interrupt requests) causes the corresponding bit to be set to “1.” This interrupt request bit is automatically cleared to “0” by the acceptance of the interrupt request.

The interrupt request bits can be set to “0” by software, but it cannot be set to “1” by software.

The occurrence of each interrupt is controlled by the corresponding interrupt enable bit (refer to the next item).

For details of interrupts, refer to “2.2 Interrupts.”


Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0							
<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>							
Interrupt request register 1 (IREQ1) [Address 3C16]							
B	Name	Functions	At reset	R	W		
0	INT0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
1	INT1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
2	Serial I/O1 receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
3	Serial I/O1 transmit interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
6	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		
7	Timer 3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*		

* : “0” can be set by software, but “1” cannot be set.

Fig. 2.3.19 Structure of interrupt request register 1

Interrupt request register 2



Interrupt request register 2 (IREQ2) [Address 3D16]

B	Name	Functions	At reset	R	W
0	CNTR0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	CNTR1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Timer 1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	INT2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	INT3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Key input interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Serial I/O2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Nothing is allocated. This bit cannot be written to and is fixed to "0" at reading.		0	0	×

* : "0" can be set by software, but "1" cannot be set.

Fig. 2.3.20 Structure of interrupt request register 2

APPLICATION

2.3 Timer X and timer Y

(8) Interrupt control register 1 (ICON1) and interrupt control register 2 (ICON2)

The interrupt control register 1 (address 003E16) and the interrupt control register 2 (address 003F16) control each interrupt request source.

Figure 2.3.21 shows the structure of the interrupt control register 1 and Figure 2.3.22 shows the structure of the interrupt control register 2.

When an interrupt enable bit (timer X, timer Y, CNTR0, and CNTR1 interrupt enable bits) is “0,” the corresponding interrupt request is disabled. If an interrupt request occurs when this bit is “0,” the corresponding interrupt request bit only is set to “1,” and the interrupt request is not accepted.


When the interrupt enable bit is “1,” the corresponding interrupt request is enabled. If an interrupt request occurs when this bit is “1,” the interrupt request is accepted (interrupt disable flag = “0”).

Each interrupt enable bit can be set to “0” or “1” by software.

For details of interrupts, refer to “2.2 Interrupts.”

Interrupt control register 1

b7 b6 b5 b4 b3 b2 b1 b0




Interrupt control register 1 (ICON1) [Address 3E16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
1	INT1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
2	Serial I/O1 receive interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
3	Serial I/O1 transmit interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
4	Timer X interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
5	Timer Y interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
6	Timer 2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
7	Timer 3 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○

Fig. 2.3.21 Structure of interrupt control register 1

Interrupt control register 2

Interrupt control register 2 (ICON2) [Address 3F₁₆]

B	Name	Functions	At reset	R	W
0	CNTR0 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
1	CNTR1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
2	Timer 1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
3	INT2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
4	INT3 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
5	Key input interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
6	Serial I/O2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
7	Fixed this bit to "0."		0	0	0

Fig. 2.3.22 Structure of interrupt control register 2

APPLICATION

2.3 Timer X and timer Y

2.3.4 Register setting example

In the following, an example of setting registers for using each mode of the timer X and timer Y is described.

(1) Timer X

■Timer mode

Figure 2.3.23 shows an example of setting registers for using the timer mode.

[Notes on use]


Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the timer X interrupt enable bit and the timer X interrupt request bit to “0.”
- After setting ④ below, set the timer X interrupt enable bit to “1” (interrupts enabled).

2: Write values in the order of the timer X (low-order) and the timer X (high-order).

①Setting of timer X mode register

Select timer mode or others



②Set count value (low-order) to timer X (low-order) (TXL) [Address 2016]

③Set count value (high-order) to timer X (high-order) (TXH) [Address 2116]

④Set timer X stop control bit of timer X mode register to “0” to start counting

Fig. 2.3.23 Example of setting registers for using timer mode

■Pulse output mode

Figure 2.3.24 shows an example of setting registers for using the pulse output mode.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the interrupt enable bits (timer X or CNTR0) and the interrupt request bits (timer X or CNTR0) to “0.”
- After setting ⑤ below, set the interrupt enable bits (timer X or CNTR0) to “1” (interrupts enabled).


2: Write values in the order of the timer X (low-order) and the timer X (high-order).

①Port P5 direction register



②Setting of timer X mode register

Select pulse output mode or others



③Set count value (low-order) to timer X (low-order) (TXL) [Address 2016]

④Set count value (high-order) to timer X (high-order) (TXH) [Address 2116]

⑤Set timer X stop control bit of timer X mode register to “0” to start counting

Fig. 2.3.24 Example of setting registers for using pulse output mode

APPLICATION

2.3 Timer X and timer Y

■Event counter output mode

Figure 2.3.25 shows an example of setting registers for using the event counter mode.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the interrupt enable bits (timer X or CNTR0) and the interrupt request bits (timer X or CNTR0) to “0.”
- After setting ⑤ below, set the interrupt enable bits (timer X or CNTR0) to “1” (interrupts enabled).


2: Write values in the order of the timer X (low-order) and the timer X (high-order).

①Port P5 direction register



②Setting of timer X mode register

Select event counter mode or others



③Set count value (low-order) to timer X (low-order) (TXL) [Address 2016]

④Set count value (high-order) to timer X (high-order) (TXH) [Address 2116]

⑤Set timer X stop control bit of timer X mode register to “0” to start counting

Fig. 2.3.25 Example of setting registers for using event counter mode

■Pulse width measurement mode

Figure 2.3.26 shows an example of setting registers for using the pulse width measurement mode.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the interrupt enable bits (timer X or CNTR0) and the interrupt request bits (timer X or CNTR0) to "0."
- After setting ⑤ below, set the interrupt enable bits (timer X or CNTR0) to "1" (interrupts enabled).


2: Write values in the order of the timer X (low-order) and the timer X (high-order).

①Port P5 direction register



②Setting of timer X mode register

Select pulse width measurement mode or others



③Set count value (low-order) to timer X (low-order) (TXL) [Address 2016]

④Set count value (high-order) to timer X (high-order) (TXH) [Address 2116]

⑤Set timer X stop control bit of timer X mode register to "0" to start counting



Fig. 2.3.26 Example of setting registers for using pulse width measurement mode

APPLICATION

2.3 Timer X and timer Y

■Real time port function

Figure 2.3.27 shows an example of setting registers for using the real time port (referred as RTP) function.

[Notes on use]

- Notes 1:** After reset release, port P6 direction register is set for the input mode, so pins P60/INT3/RTP0 and P61/RTP1 operate as ordinary input ports. For using as RTP, be sure to set the corresponding bits of the port P6 direction register for the output mode.
- 2:** Change RTP output data as required, for example, by using an interrupt.
- 3:** Do not change ports P60 and P61 selected as RTP into input pins during RTP operation.




Fig. 2.3.27 Example of setting registers for using RTP

(2) Timer Y

■ Timer mode

Figure 2.3.28 shows an example of setting registers for using the timer mode.

[Notes on use]


Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the timer Y interrupt enable bit and the timer Y interrupt request bit to “0.”
- After setting ④ below, set the timer Y interrupt enable bit to “1” (interrupts enabled) .

2: Write values in the order of the timer Y (low-order) and the timer Y (high-order).

① Setting of timer Y mode register

Select timer mode or others



■ : Nothing is allocated

② Set count value (low-order) to timer Y (low-order) (TYL) [Address 2216]

③ Set count value (high-order) to timer Y (high-order) (TYH) [Address 2316]

④ Set timer Y stop control bit of timer Y mode register to “0” to start counting



Fig. 2.3.28 Example of setting registers for using timer mode

APPLICATION

2.3 Timer X and timer Y

■Period measurement mode

Figure 2.3.29 shows an example of setting registers for using the period measurement mode.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the interrupt enable bits (timer Y or CNTR1) and the interrupt request bits (timer Y or CNTR1) to “0.”
- After setting ⑤ below, set the interrupt enable bits (timer Y or CNTR1) to “1” (interrupts enabled).


2: Write values in the order of the timer Y (low-order) ant the timer Y (high-order).

①Port P5 direction register



②Setting of timer Y mode register

Select period measurement mode or others



■ : Nothing is allocated

③Set count value (low-order) to timer Y (low-order) (TYL) [Address 2216]

④Set count value (high-order) to timer Y (high-order) (TYH) [Address 2316]

⑤Set timer Y stop control bit of timer Y mode register to “0” to start counting

Fig. 2.3.29 Example of setting registers for using period measurement mode

■Event counter mode

Figure 2.3.30 shows an example of setting registers for using the event counter mode.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the interrupt enable bits (timer Y or CNTR1) and the interrupt request bits (timer Y or CNTR1) to “0.”
- After setting ⑤ below, set the interrupt enable bits (timer Y or CNTR1) to “1” (interrupts enabled).


2: Write values in the order of the timer Y (low-order) and the timer Y (high-order).

①Port P5 direction register



②Setting of timer Y mode register

Select event counter mode or others



■ : Nothing is allocated

③Set count value (low-order) to timer Y (low-order) (TYL) [Address 2216]

④Set count value (high-order) to timer Y (high-order) (TYH) [Address 2316]

⑤Set timer Y stop control bit of timer Y mode register to “0” to start counting

Fig. 2.3.30 Example of setting registers for using event counter mode

APPLICATION

2.3 Timer X and timer Y

■Pulse width HL continuously measurement mode

Figure 2.3.31 shows an example of setting registers for using the pulse width HL continuously measurement mode.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the interrupt enable bits (timer Y or CNTR1) and the interrupt request bits (timer Y or CNTR1) to “0.”
- After setting ⑤ below, set the interrupt enable bits (timer Y or CNTR1) to “1” (interrupts enabled).


2: Write values in the order of the timer Y (low-order) and the timer Y (high-order).

①Port P5 direction register



②Setting of timer Y mode register

Select pulse width HL continuously measurement mode or others



■ : Nothing is allocated

③Set count value (low-order) to timer Y (low-order) (TYL) [Address 2216]

④Set count value (high-order) to timer Y (high-order) (TYH) [Address 2316]

⑤Set timer Y stop control bit of timer Y mode register to “0” to start counting

Fig. 2.3.31 Example of setting registers for using pulse width HL continuously measurement mode

2.3.5 Application examples

(1) Pulse output mode : Piezoelectric buzzer output

Outline : The rectangular waveform output function of a timer is applied for a piezoelectric buzzer output.

Specifications :

- The rectangular waveform which is divided clock $f(XIN) = 8 \text{ MHz}$ up to about 2 kHz is output from the P54/CNTR0 pin.
- The level of the P54/CNTR0 pin fixes to "H" while a piezoelectric buzzer output is stopped.

Figure 2.3.32 shows an example of a peripheral circuit, Figure 2.3.33, a connection of the timer and a setting of the division ratio, Figure 2.3.34, the setting of the related registers, and Figure 2.3.35, the control procedure.




Fig. 2.3.32 Example of peripheral circuit




Fig. 2.3.33 Connection of timer and setting of division ratio

APPLICATION

2.3 Timer X and timer Y




Fig. 2.3.34 Setting of related registers




Fig. 2.3.35 Control procedure

(2) Pulse width measurement mode: Ringer signal detection

Outline : A telephone ringing pulse* is detected by applying the timer X interrupt and the pulse width measurement mode.

Specifications : •Whether a telephone call exists or not is judged by measuring a pulse width output from the “H” active ringing pulse detection circuit.

• $f(XIN) = 8 \text{ MHz}$ is used as the count source.

•When the following condition is satisfied, it is regarded as normal.

$200 \text{ ms} \leq \text{pulse width of a ringing pulse} < 1.2 \text{ s}$

Figure 2.3.36 shows an example of a peripheral circuit, Figure 2.3.37, the setting of the related registers, Figure 2.3.38, a ringing pulse waveform, Figure 2.3.39, an operation timing when a ringing pulse is input, and Figure 2.3.40, the control procedure.




Fig. 2.3.36 Example of peripheral circuit




Fig. 2.3.37 Setting of related registers

APPLICATION

2.3 Timer X and timer Y




Fig. 2.3.38 Ringer signal waveform




Fig. 2.3.39 Operation timing when ringing pulse is input




Fig. 2.3.40 Control procedure

APPLICATION

2.3 Timer X and timer Y

(3) Real time port function : Stepping motor drive

Outline : A stepping motor is driven by applying a timer X interrupt and the real time port (referred as "RTP") function.

Specifications : • The RTP output time is controlled by changing a timer X setting value in a timer X interrupt processing.

• The RTP output pattern to the motor driver by changing data for RTP.

Figure 2.3.41 shows an application connection example when the RTP is used. Figure 2.3.42 shows an RTP output example. Table 2.3.4 and Table 2.3.5 show table examples for it. Figure 2.3.40 shows a timer X interrupt processing procedure example when the RTP is used.




Fig. 2.3.41 Application connection example when RTP is used




Fig. 2.3.42 RTP output example

Table 2.3.4 Table example for timer X setting value

RTP output time	Timer X setting value
T1	2FD0 ₁₆
T2	2B71 ₁₆
T3	2081 ₁₆
T4	1869 ₁₆
T5	13C9 ₁₆
T6	13A9 ₁₆
T7	1221 ₁₆
T8	11C1 ₁₆

Table 2.3.5 Table example for RTP setting value

RTP output pattern	RTP setting values	
	TXM, b2	TXM, b3
①	0	0
②	0	1
③	1	0
④	1	1

[Notes on use]

- Notes 1** : When there is no necessity for changing the timer X underflow time in ②, omit it.
- 2** : When writing to the latch only is selected as the timer X write control, the timer X value (TXL, TXH) is rewritten at the first underflow after ②.
- 3** : Execute another timer X interrupt processing in ① to ④.




Fig. 2.3.43 Timer X interrupt processing procedure example when RTP is used

APPLICATION

2.3 Timer X and timer Y

2.3.6 Notes on use

Notes on using each mode of the timer X and timer Y are described below.

(1) Timer X

■Common to all modes

- When reading or writing for timer X, be sure to execute for both the timer X (high-order) and the timer X (low-order). When reading a value from the timer X, read it in the order of the timer X (high-order) and the timer X (low-order). When writing a value to the timer X, execute in the order of the timer X (low-order) and the timer X (high-order). If the following operations are performed for the timer X, abnormal operation will occur.
 - Write operation before execution of timer X (low-order) reading
 - Read operation before execution of timer X (high-order) writing
 - In writing for the latch only (timer X write control bit = "1"), if writing timing for the high-order latch is almost same as the underflow timing, a normal value may not be set in the high-order counter.

■Pulse output mode

- In the pulse output mode, set the bit 4 (corresponding to the P54/CNTR0) of the port P5 direction register (address 000B16) to "1" (output mode).
- When the bit 4 (corresponding to the P54/CNTR0) of the port P5 register (address 000A16) in the pulse output mode is read, the value of the port register are not read out but the output value of the pin is read out.

■Event counter mode

- When using the event counter mode, set the bit 4 (corresponding to the P54/CNTR0) of the port P5 direction register (address 000B16) to "0" (input mode).

●The maximum input frequency in the event counter mode is:

4 MHz (250 ns) at VCC = 4.0 V to 5.5 V

$(2 \times V_{CC}) - 4 \text{ MHz} \quad \left(\frac{500}{V_{CC} - 2} \text{ ns} \right)$ at VCC = 2.5 V to 4.0 V

The minimum "H" pulse width is:

105 ns at VCC = 4.0 V to 5.5 V

$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right)$ at VCC = 2.5 V to 4.0 V

The minimum "L" pulse is:

105 ns at VCC = 4.0 V to 5.5 V

$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right)$ at VCC = 2.5 V to 4.0 V

■Pulse width measurement mode

- In the pulse width measurement mode, set the bit 4 (corresponding to P54/CNTR0) of the port P5 direction register (address 000B16) to "0" (input mode).
- In reading the value of the P54/CNTR0 pin as an input pin, the value is "1" at "H" level input or "0" at "L" level input regardless of the value of the CNTR0 active edge switch bit.
- Setting the CNTR0 active edge switch bit effects on the active edge of an interrupt. Consequently, a CNTR0 interrupt request may be caused by setting the CNTR0 active edge switch bit. As a countermeasure against the above, switch the active edge after disabling the CNTR0 interrupt, then set the CNTR0 interrupt request bit to "0."

●The minimum "H" pulse width in the pulse width measurement mode is:

105 ns at VCC = 4.0 V to 5.5 V

$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right)$ at VCC = 2.5 V to 4.0 V

The minimum "L" pulse is:

105 ns at VCC = 4.0 V to 5.5 V

$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right)$ at VCC = 2.5 V to 4.0 V

■ Real time port function

- After reset release, the port P6 direction register is set for the input mode, so the pins P60 and P61 function as ordinary I/O ports. For the pin to be used as RTP, be sure to set the corresponding bits of the port P6 direction register for the output mode.
- For a pin used as RTP, do not change this port for the input mode during real time port operation.
- Change RTP output data as required, for example, by using a timer X interrupt.

(2) Timer Y

■ Common to all modes

- When reading or writing for timer Y, be sure to execute for both the timer Y (high-order) and the timer Y (low-order). When reading a value from the timer Y, read it in the order of the timer Y (high-order) and the timer Y (low-order). When writing a value to the timer Y, execute in the order of the timer Y (low-order) and the timer Y (high-order). If the following operations are performed for the timer Y, abnormal operation will occur.
 - Write operation before execution of timer Y (low-order) reading
 - Read operation before execution of timer Y (high-order) writing

■ Period measurement mode

- In the period measurement mode, set the bit 5 (corresponding to the P55/CNTR1) of the port P5 direction register (address 000B16) to "0" (input mode).
- Setting the CNTR1 active edge switch bit effects on the active edge of an interrupt. Consequently, the CNTR1 interrupt request may be caused by setting the CNTR1 active edge switch bit. As a countermeasure, switch the active edge after disabling the CNTR1 interrupt, then set the CNTR1 interrupt request bit to "0."

● The maximum input frequency in the period measurement mode is:

$$4 \text{ MHz (250 ns) at } V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$$

$$(2 \times V_{CC}) - 4 \text{ MHz } \left(\frac{500}{V_{CC} - 2} \text{ ns} \right) \text{ at } V_{CC} = 2.5 \text{ V to } 4.0 \text{ V}$$

The minimum "H" pulse width is:

$$105 \text{ ns at } V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$$

$$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right) \text{ at } V_{CC} = 2.5 \text{ V to } 4.0 \text{ V}$$

The minimum "L" pulse is:

$$105 \text{ ns at } V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$$

$$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right) \text{ at } V_{CC} = 2.5 \text{ V to } 4.0 \text{ V}$$

■ Event counter mode

- In the event counter mode, set the bit 5 (corresponding to the P55/CNTR1) of the port P5 direction register (address 000B16) to "0" (input mode).
- Setting the CNTR1 active edge switch bit, the active edge of an interrupt is also affected. Consequently, a CNTR1 interrupt request may be caused by setting the CNTR1 active edge switch bit.

● The maximum input frequency in the event counter mode is:

$$4 \text{ MHz (250 ns) at } V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$$

$$(2 \times V_{CC}) - 4 \text{ MHz } \left(\frac{500}{V_{CC} - 2} \text{ ns} \right) \text{ at } V_{CC} = 2.5 \text{ V to } 4.0 \text{ V}$$

The minimum "H" pulse width is:

$$105 \text{ ns at } V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$$

$$\left(\frac{250}{V_{CC} - 2} - 20 \text{ ns} \right) \text{ at } V_{CC} = 2.5 \text{ V to } 4.0 \text{ V}$$

APPLICATION

2.3 Timer X and timer Y

The minimum “L” pulse is:

105 ns at V_{CC} = 4.0 V to 5.5 V

($\frac{250}{V_{CC} - 2}$ – 20 ns) at V_{CC} = 2.5 V to 4.0 V

■Pulse width HL continuously measurement mode

●In the pulse width HL continuously measurement mode, set the bit 5 (corresponding to P55/CNTR1) of the port P5 direction register (address 000B16) to “0” (input mode).

●The CNTR1 interrupt request occurs at both edges of input pulses regardless of the value of the CNTR1 active edge switch bit.

●The minimum “H” pulse width in the pulse width HL continuously measurement mode is:

105 ns at V_{CC} = 4.0 V to 5.5 V

($\frac{250}{V_{CC} - 2}$ – 20 ns) at V_{CC} = 2.5 V to 4.0 V

The minimum “L” pulse is:

105 ns at V_{CC} = 4.0 V to 5.5 V

($\frac{250}{V_{CC} - 2}$ – 20 ns) at V_{CC} = 2.5 V to 4.0 V

2.4 Timer 1, timer 2, and timer 3

2.4.1 Explanation of operations

Timer 1 to timer 3 are 8-bit timers that operate in the timer mode. The timer mode is a count-down system, so the value of the counter is decremented each time a count source is input. When the counter underflows, an interrupt request occurs.

The timer 2 can also output a pulse whose polarity is reversed at each underflow.

(1) Timer mode

Operation of the timers 1 to 3 in the timer mode are described below.

①Start of count operation

A count operation is automatically started after reset release.

The value of the counter is decremented by 1 each time a count source is input.

②Reload operation

The counter underflows at the first count pulse after the value of the counter reaches "0016." At this time, the value of the corresponding timer latch is transferred (reloaded) to the counter.

③Interrupt operation

An interrupt request occurs at the counter underflow. At the same time, the corresponding interrupt request bit is set to "1." The occurrence of each interrupt is controlled by the interrupt enable bit. The acceptance of the interrupt request causes the interrupt request bit which has been set to "1" to be automatically cleared to "0." It can also be cleared to "0" by software. An interrupt request occurs each time the counter underflows. In other words, an interrupt request occurs every "the counter initial value + 1" count of the rising edge of the count source.

Figure 2.4.1 shows a timer mode operation example.

APPLICATION


2.4 Timer 1, timer 2, and timer 3

Count period

Count period $T(s) = 1 \div \text{count source frequency} \times (\text{the counter initial value} + 1)$

Operation example in timer mode

- UF : Underflow
- RL : Reload
- n : The counter initial value



- ①: •Clearing by writing "0" to the corresponding interrupt request bit of the timers 1 to 3.
•Clearing by accepting the corresponding interrupt request of the timers 1 to 3 when the corresponding interrupt enable bit is "1."

Fig. 2.4.1 Timer mode operation example

(2) Rewriting the value of the counter and the latch

When data is written to the timer, the values of the counter and the latch are rewritten. For rewriting the values of the counters and the latches corresponding to each timer is described below.


■ Timer 1 and timer 3

By writing a value to the timer, the value is set simultaneously in both the counter and the latch. Accordingly, the counter period, when a value is written to the timer during counting, becomes inaccurate.

Figure 2.4.2 shows an rewriting example of the counter and the latch corresponding to the timers 1 or 3.

Rewriting example of counter

- UF : Underflow
- RL : Reload
- n : The counter initial value before rewriting
- m : The counter initial value after rewriting



- ① : •Clearing by writing "0" to the interrupt request bit corresponding to the timers 1 or 3.
 •Clearing by accepting the interrupt request corresponding to the timers 1 or 3 when the corresponding interrupt enable bit is "1."

Fig. 2.4.2 Rewriting example of counter and latch corresponding to timers 1 or 3

APPLICATION

2.4 Timer 1, timer 2, and timer 3

■Timer 2

The write operation to the timer 2 counter is controlled by the timer 2 write control bit (bit 2 at address 002916).

(bit 2 = "0")

As the write operation is the same as that to the timer 1 and the timer 3, refer to the previous section, "■Timer 1 and timer 3."

(bit 2 = "1")

When a value is written to the timer 2, the value is set in the timer 2 latch only. The rewritten value is reloaded onto the timer 2 counter at the first underflow after rewriting.

Figure 2.4.3 shows an rewriting example of the timer 2 counter and the timer 2 latch.




Fig. 2.4.3 Rewriting example of timer 2 counter and timer 2 latch (Writing in timer 2 latch only)

(3) Pulse output by timer 2


The timer 2 can output a pulse whose polarity is reversed at each the timer 2 counter underflow. Figure 2.4.4 shows a pulse output example.

From the moment that the TOUT output control bit is set to “1,” pulses are output from the P56/TOUT output pin. The polarity is reversed every the timer 2 counter underflow.

To output pulses, set bit 6 of the port P5 direction register for the output mode by setting it to “1.”

Pulse output example by timer 2

- UF : Underflow
- RL : Reload
- n : The timer 2 counter initial value



- ①: •Clearing by writing “0” to the timer 2 interrupt request bit.
 •Clearing by accepting the timer 2 interrupt request when the timer 2 interrupt enable bit is “1.”

Fig. 2.4.4 Pulse output example

APPLICATION

2.4 Timer 1, timer 2, and timer 3

2.4.2 Related registers

Figure 2.4.5 shows memory allocation of timer-related registers. Each of these registers is described below.




Fig. 2.4.5 Memory allocation of timer-related registers

(1) Timer latches and timer counters (corresponding to timers 1 to 3)


The latches and the counters each consist of 8 bits and are allocated at the same address for each timer.

To access a latch and a counter, access the corresponding timer. When the timer is read out, the value of the counter (count value) is read out.


■ Latch

The latch is a register which holds the value to be transferred (reloaded) automatically to the counter as the initial value of the counter at the counter underflow. It is impossible to read out the value of the latch. Figure 2.4.6 the structure of the latches.

For the rewrite operation of the value of the latch, refer to “2.4.1 Explanation of operations, (2) Rewriting the value of the counter and the latch.”

● Timer 1 latch and timer 3 latchTimer 1 and timer 3Timer 1 and timer 3 (T1,T3) [Address 24₁₆, 26₁₆]

B	Functions	At reset	R	W
0 to 7	<ul style="list-style-type: none"> •Set “00₁₆ to FF₁₆” as timers 1 or 3 count value. •The values of each timer are set to the respective latches and transferred automatically to the respective counters at the counter underflow. 	1	×	○

● Timer 2 latchTimer 2Timer 2 (T2) [Address 25₁₆]

B	Functions	At reset	R	W
0	<ul style="list-style-type: none"> •Set “00₁₆ to FF₁₆” as timer 2 count value. •The value of timer 2 is set to the timer 2 latch and transferred automatically to the timer 2 counter at the timer 2 counter underflow. 	1	×	○
1 to 7		0	×	○

Fig. 2.4.6 Structure of latches

APPLICATION

2.4 Timer 1, timer 2, and timer 3

■Counters

The counters count the count source*¹. Figure 2.4.7 shows the structure of the timer counters. The value of the counter is decremented by 1 each time a count source is input. The division ratio of the counters is represented by the following expression.

$$\text{Division ratio of the counter} = \frac{1}{\text{the counter initial value} + 1}$$


When the timer is read out, the value of the counter (count value) is read out.

For the rewriting operation for the value of the counter, refer to “2.4.1 Explanation of operations, (2) Rewriting the value of the counter and the latch.”

*1: For count source selection, refer to “2.4.2 Related registers, (2) Timer 123 mode register.”

●Timer 1 counter and timer 3 counter

Timer 1 and timer 3




Timer 1 and timer 3 (T1, T3) [Address 24₁₆, 26₁₆]

B	Functions	At reset	R	W
0 to 7	<ul style="list-style-type: none">•Set “00₁₆ to FF₁₆” as timers 1 or 3 count value.•The value of the counter is decremented by 1 each time a count source is input.•The values of each timer are set to the respective counters.•The respective count values are read out by reading each timer.	1	○	○

●Timer 2 counter

Timer 2



Timer 2 (T2) [Address 25₁₆]


B	Functions	At reset	R	W
0	<ul style="list-style-type: none">•Set “00₁₆ to FF₁₆” as timer 2 count value.•The value of the counter is decremented by 1 each time a count source is input.	1	○	○
1 to 7	<ul style="list-style-type: none">•When timer 2 write control bit is “0,” the value of the timer 2 is set to the timer 2 counter.•The timer 2 count value is read out by reading the timer 2.	0	○	○

Fig. 2.4.7 Structure of timer counters

(2) Timer 123 mode register (T123M)

The timer 123 mode register (address 0029₁₆) consists of TOUT output control bit, the count source selection bits, and others. Figure 2.4.8 shows the structure of the timer 123 mode register. Each bit is described below.

Timer 123 mode register

Timer 123 mode register (T123M) [Address 29₁₆]

B	Name	Functions	At reset	R	W
0	TOUT output active edge switch bit	0 : Start at "H" output 1 : Start at "L" output	0	○	○
1	TOUT output control bit	0 : TOUT output disabled 1 : TOUT output enabled	0	○	○
2	Timer 2 write control bit	0 : Write value in latch and counter 1 : Write value in latch only	0	○	○
3	Timer 2 count source selection bit	0 : Timer 1 underflow 1 : $f(X_{IN})/16$ (Middle-/high-speed mode) $f(X_{CIN})/16$ (Low-speed mode) (Note)	0	○	○
4	Timer 3 count source selection bit	0 : Timer 1 underflow 1 : $f(X_{IN})/16$ (Middle-/high-speed mode) $f(X_{CIN})/16$ (Low-speed mode) (Note)	0	○	○
5	Timer 1 count source selection bit	0 : $f(X_{IN})/16$ (Middle-/high-speed mode) $f(X_{CIN})/16$ (Low-speed mode) (Note) 1 : $f(X_{CIN})$	0	○	○
6, 7	Nothing is allocated. These bits cannot be written to and are fixed to "0" at reading.		0	0	×

Note: Internal clock ϕ is $f(X_{CIN})/2$ in the low-speed mode.

Fig. 2.4.8 Structure of timer 123 mode register

APPLICATION

2.4 Timer 1, timer 2, and timer 3

■TOUT output active edge switch bit (bit 0)

The TOUT output active edge switch bit selects an initial level of the TOUT output.

When bit 0 is "0," the output pulse from the P56/TOUT pin is started at the "H" level.

When bit 0 is "1," the output pulse from the P56/TOUT pin is started at the "L" level.

■TOUT output control bit (bit 1)

The TOUT output control bit controls the TOUT output.

When bit 1 is "0," the TOUT output is disabled.

When bit 1 is "1," the TOUT output is enabled.

■Timer 2 write control bit (bit 2)

The timer 2 write control bit controls writing to the timer 2.

When bit 2 is "0," a simultaneous write operation to both the timer 2 latch and the timer 2 counter is set.

When a value is written to the timer 2, the value is set into both the timer 2 latch and the timer 2 counter at the same time.

When bit 2 is "1," a write operation to the latch only is set.

When a value is written into the timer 2, the value is set into the timer 2 latch only.

When a value is written into the timer 2 latch only, this rewritten value is transferred to the timer 2 counter at the first timer 2 counter underflow after rewriting.

■Timer 2 count source selection bit (bit 3)

The timer 2 count source selection bit selects a count source of the timer 2. Table 2.4.1 shows the relation between the timer 2 count source selection bit and count sources.

Table 2.4.1 Relation between timer 2 count source selection bit and count sources

bit 3	Timer 2 count source
0	Timer 1 underflow
1	$f(XIN)/16$ (In low speed mode; $f(XCIN)/16$)

■Timer 3 count source selection bit (bit 4)

The timer 3 count source selection bit selects a count source of the timer 3. Table 2.4.2 shows the relation between the timer 3 count source selection bit and count sources.

Table 2.4.2 Relation between timer 3 count source selection bit and count sources

bit 4	Timer 3 count source
0	Timer 1 underflow
1	$f(XIN)/16$ (In low speed mode; $f(XCIN)/16$)

■Timer 1 count source selection bit (bit 5)

The timer 1 count source selection bit selects a count source of the timer 1. Table 2.4.3 shows the relation between the timer 1 count source selection bit and count sources.

Table 2.4.3 Relation between timer 1 count source selection bit and count sources

bit 5	Timer 1 count source	Count source examples	
		$f(XIN) = 8 \text{ MHz}$	$f(XCIN) = 32.768 \text{ kHz}$
0	$f(XIN)/16$ (In low speed mode; $f(XCIN)/16$)	500 kHz	2.048 kHz
1	$f(XCIN)$	—	32.768 kHz

(3) Interrupt request register 1 (IREQ1) and interrupt request register 2 (IREQ2)

The interrupt request register 1 (address 003C16) and the interrupt request register 2 (address 003D16) indicate whether an interrupt request has occurred or not.

Figure 2.4.9 shows the structure of the interrupt request register 1 and Figure 2.4.10 shows the structure of the interrupt request register 2.


The occurrence of an interrupt request causes the corresponding bit to be set to “1.” This interrupt request bit is automatically cleared to “0” by the acceptance of the interrupt request.

The interrupt request bit can be cleared to “0” by software, but it cannot be set to “1” by software.

The occurrence of each interrupt is controlled by the interrupt enable bit (refer to the next item).

For details of interrupts, refer to “2.2 Interrupts.”

Interrupt request register 1



Interrupt request register 1 (IREQ1) [Address 3C16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	INT1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Serial I/O1 receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	Serial I/O1 transmit interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Timer 3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*

* : “0” can be set by software, but “1” cannot be set.

Fig. 2.4.9 Structure of interrupt request register 1

APPLICATION

2.4 Timer 1, timer 2, and timer 3

Interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0

Interrupt request register 2 (IREQ2) [Address 3D16]

B	Name	Functions	At reset	R	W
0	CNTR0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	CNTR1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Timer 1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	INT2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	INT3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Key input interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Serial I/O2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Nothing is allocated. This bit cannot be written to and is fixed to "0" at reading.		0	0	×

* : "0" can be set by software, but "1" cannot be set.

Fig. 2.4.10 Structure of interrupt request register 2

(4) Interrupt control register 1 (ICON1) and interrupt control register 2 (ICON2)

The interrupt control register 1 (address 003E16) and the interrupt control register 2 (address 003F16) control each interrupt request source.

Figure 2.4.11 shows the structure of the interrupt control register 1 and Figure 2.4.12 shows the structure of the interrupt control register 2.

When an interrupt enable bit is “0,” the corresponding interrupt request is disabled. If an interrupt request occurs when this bit is “0,” the corresponding interrupt request bit only is set to “1,” and the interrupt request is not accepted.

When the interrupt enable bit is “1,” the corresponding interrupt request is enabled. If an interrupt request occurs when this bit is “1,” the interrupt request is accepted (interrupt disable flag = “0”).

Each interrupt enable bit can be set to “0” or “1” by software.

For details of interrupts, refer to “2.2 Interrupts.”

Interrupt control register 1

b7 b6 b5 b4 b3 b2 b1 b0



Interrupt control register 1 (ICON1) [Address 3E16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
1	INT1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
2	Serial I/O1 receive interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
3	Serial I/O1 transmit interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
4	Timer X interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
5	Timer Y interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
6	Timer 2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
7	Timer 3 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○

Fig. 2.4.11 Structure of interrupt control register 1

APPLICATION

2.4 Timer 1, timer 2, and timer 3




Fig. 2.4.12 Structure of interrupt control register 2

2.4.3 Register setting example

Figure 2.4.13 shows an example of setting registers for timers 1, 2, and 3.


[Notes on use]

Notes 1: For using interrupt processing, set the following :

- Before setting ① below, clear the respective timer interrupt enable bits and the timer respective interrupt request bits to “0.”
 - After setting ④ below, set the respective timer interrupt enable bits to “1” (interrupts enabled).
- 2: The values written in the timers 1 and 3 are set into both the respective latches and the respective counters at the same time.
 - 3: To enable the TOUT output when the timer 2 is used, set port P56 (this port is also used the TOUT pin) for the output mode.
 - 4: Write values in the order of the timer 1, timer 2, and timer 3.

① Setting of timer 123 mode register

Select count source or others



② Set count value to timer 1 (T1) [Address 2416]

③ Set count value to timer 2 (T2) [Address 2516]

④ Set count value to timer 3 (T3) [Address 2616]

Fig. 2.4.13 Example of setting registers for timers 1, 2, and 3

APPLICATION

2.4 Timer 1, timer 2, and timer 3

2.4.4 Application example

Timer mode: Clock function (measurement of one second)

Outline: The input clock is divided by timer, with a timer 1 interrupt caused every 0.4 ms, 1 second is counted. Thus, the clock is counted up every second.

Specification: •Division of $f(XCIN) = 32 \text{ kHz}$ by timer 1 causes an interrupt.

•The counter value counted by the timer 1 interrupt is checked in the main routine. If 1 second has elapsed, the clock counts up.

Figure 2.4.14 shows the setting of the related registers and Figure 2.4.15 shows the control procedure.




Fig. 2.4.14 Setting of related registers




Fig. 2.4.15 Control procedure

APPLICATION

2.4 Timer 1, timer 2, and timer 3

2.4.5 Notes on use

(1) Notes on using timer 1 to timer 3

- When the count sources of timers 1 to 3 are switched, a short pulse occurs in counted input signals, so the timer count value may change greatly.
- When the timer 1 output is selected as a count source of timer 2 or timer 3, a short pulse occurs in the output signal at writing value into the timer 1, so the count value of the timer 2 or timer 3 may change greatly.
- For the above reasons, set values in the order of timer 1, timer 2, and timer 3 after setting their count sources.

(2) Timer 2 write control

When writing to the latch only is selected, the value written into the timer 2 (address 002516) is written only in the latch for reloading. This rewritten value is transferred to the timer 2 counter at the first underflow after rewriting.

Usually, a value is written in both the latch and the counter at the same time. That is, when a value is written to timer, it is set in both the latch and the counter.

(3) Timer 2 output control

In the timer 2 (TOUT) output enable state, a signal whose polarity is reversed each time the timer 2 counter underflows is output from the TOUT pin. In this case, set the port P56 (this is used as the TOUT pin) for the output mode.

2.5 Serial I/O1

2.5.1 Explanation of operations

As a serial I/O1, it is possible to select either the clock synchronous serial I/O1 mode or the clock asynchronous serial I/O1 (UART) mode. This section describes operations in both the clock synchronous mode and the clock asynchronous (UART) mode. When serial I/O1 is actually used, refer to “2.5.4 Register setting example.”

(1) Clock synchronous serial I/O1 mode

In the clock synchronous mode, 8 shift clocks generated in the clock control circuit are used as synchronizing clocks for transfer. In synchronization with these shift clocks, the transmit operation on the transmitter and the receive operation on the receiver are simultaneously executed.

The transmitter transmits each 1-bit data from the P45/TxD pin in synchronization with the falling of the shift clocks.

The receiver receives each 1-bit data from the P44/RxD pin in synchronization with the rising of the shift clocks.

Figure 2.5.1 shows an external connection example in the clock synchronous mode.




Fig. 2.5.1 External connection example in clock synchronous mode

APPLICATION

2.5 Serial I/O1

■ Shift clock

Ordinarily, when clock synchronous transfer is performed between microcomputers, an internal clock is selected for one of them, and it outputs 8 shift clocks generated by a start of transmit operation from the P46/SCLK1 pin. An external clock is selected for the other microcomputer, and it uses the clock input from the P46/SCLK1 pin as a shift clock. Figure 2.5.2 shows a shift clock.




Fig. 2.5.2 Shift clock

■ Data transfer rate (baud rate)

When an internal clock is used, the data transfer rate (baud rate), which is a shift clock frequency in the clock synchronous mode, is determined by baud rate generator (BRG). When the BRG count source selection bit (bit 0) of the serial I/O1 control register (address 001A₁₆) is “0,” X_{IN} pin input clock is input to the BRG, when this bit is “1,” X_{IN} pin input clock divided by 4 is input to the BRG. The expression for baud rate is shown below.

● When selecting an internal clock (Using BRG)

$$\text{Baud rate} = \frac{\text{XIN pin input}}{\text{Division ratio}^{*1} \times (\text{BRG setting value}^{*2} + 1) \times 4}$$

[bps]

*1 Division ratio; Select “1,” or “4”

*2 BRG setting value; 0 to 255 (00₁₆ to FF₁₆)

● When selecting an external clock

$$\text{Baud rate} = \text{Frequency of input clock to P46/SCLK1 pin}$$

[bps]

APPLICATION

2.5 Serial I/O1

■ Transmit operation in the clock synchronous mode

Transmit operation in the clock synchronous mode is described below.

● Start of transmit operation

A transmit operation is started by writing transmit data into the transmit buffer register (address 001816) in the transmit enable state.*1

● Transmit operation

① By writing transmit data into the transmit buffer register, the transmit buffer empty flag (bit 0) of the serial I/O1 status register (address 001916) is cleared to "0."

② The transmit data written in the transmit buffer register is transferred to the transmit shift register.*2

③ When a data transfer from the transmit buffer register to the transmit shift register is completed, the transmit buffer empty flag is set to "1."*3


④ The transmit data transferred to the transmit shift register is output from the P45/TxD pin in synchronization with the falling of the shift clocks.

⑤ The data is output from the least significant bit of the transmit shift register. Each time 1-bit data is output, the data of the transmit shift register is shifted by 1 bit toward the least significant bit.

*1: Initialization of register or others for a transmit operation. Refer to "2.5.4 Register setting example."

*2: When the transmit interrupt source selection bit (bit 3) of the serial I/O1 control register (address 001A16) is set to "0," a serial I/O1 transmit interrupt request occurs immediately after transfer in ②. When this bit is set to "1," a transmit interrupt request occurs at the time of ⑦.

*3: While the transmit buffer empty flag is "1," it is possible to write the next transmit data into the transmit/receive buffer register.



⑥At the time when a transmit shift operation starts, the transmit shift register shift completion flag (bit 2) of the serial I/O1 status register is cleared to "0." *4

⑦At the time when the transmit shift operation completes, the transmit shift register shift completion flag is set to "1." *2 *4

*4: When an internal clock is used as a synchronizing clock, supplying the shift clock to the transmit shift register stops automatically at the completion of 8-bit transmission. However, when the next transmit data is written to the transmit buffer register while the transmit shift register shift completion flag is "0," supplying the shift clock is continued.





Fig. 2.5.3 Transmit operation in clock synchronous mode

APPLICATION

2.5 Serial I/O1




Fig. 2.5.4 Transmit timing example in clock synchronous mode

■Receive operation in the clock synchronous mode

Receive operation in the clock synchronous mode is described below.

●Start of receive operation

A receive operation is started by writing the following data into the receive buffer register (address 001816) in the receive enable state.*1

- Transmit data in the full duplex data transfer mode
- Arbitrary dummy data in the half duplex data transfer mode


●Receive operation

①Each 1-bit data is read into the receive shift register from the P44/RxD pin in synchronization with the rising of the shift clocks.

②The data enters first into the most significant bit of the receive shift register. Each time 1-bit data is received, the data of the receive shift register is shifted by 1 bit toward the least significant bit.

③When 1-byte data has been input into the receive shift register, the data of the receive shift register is transferred to the receive buffer register (address 001816).*2

④When a data transfer to the receive buffer register is completed, the receive buffer full flag (bit 1) of the serial I/O1 status register (address 001916) is set to "1,"*3 a serial I/O1 receive interrupt request occurs.



*1: Initialization of register or others for a receive operation. Refer to "2.5.4 Register setting example."

*2: When data remains without reading out the data of the receive buffer register (the receive buffer full flag is "1") and yet all the receive data has been input to the receive shift register, the overrun error flag of the serial I/O1 status register is set to "1." At this time, the data of the receive shift register is not transferred to the receive buffer register, but the former data of the receive buffer register is held.

*3: The receive buffer full flag is cleared to "0" by reading out the receive buffer register.

APPLICATION

2.5 Serial I/O1




Fig. 2.5.5 Receive operation in clock synchronous mode




Fig. 2.5.6 Receive timing example in clock synchronous mode

■ Transmit/receive timing example in the clock synchronous mode

Figure 2.5.7 shows a data transmit/receive timing example in the clock synchronous mode.




Fig. 2.5.7 Transmit/receive timing example in clock synchronous mode

APPLICATION

2.5 Serial I/O1

(2) Clock asynchronous serial I/O1 (UART) mode

As the clock asynchronous mode (UART mode), data is transmitted and received in asynchronous form unifying the data transfer rate and the transfer data format between the transmitter and the receiver.

Figure 2.5.8 shows an external connection example in the UART mode.




Fig. 2.5.8 External connection example in UART mode

■Data transfer rate (baud rate)

When an internal clock is used, the data transfer rate (baud rate), which is a shift clock frequency in the UART mode, is determined by baud rate generator (BRG). When the BRG count source selection bit (bit 0) of the serial I/O1 control register (address 001A16) is "0," XIN pin input clock is input to the BRG, when this bit is "0," XIN pin input clock divided by 4 is input to the BRG. The expression for baud rate is shown below.

●When selecting an internal clock (Using BRG)

$$\text{Baud rate [bps]} = \frac{\text{XIN pin input}}{\text{Division ratio}^{*1} \times (\text{BRG setting value}^{*2} + 1) \times 16}$$

*1 Division ratio; Select "1," or "4"

*2 BRG setting value; 0 to 255 (0016 to FF16)

●When selecting an external clock

$$\text{Baud rate [bps]} = \frac{\text{Frequency of input clock to P46/SCLK1 pin}}{16}$$

Table 2.5.1 Baud rate selection table (reference values)

Baud rates [bps]		BRG count source	BRG setting value
At XIN input = 4.9152 MHz	At XIN input = 8 MHz		
300	488.28125	XIN input/4	255 (FF16)
600	976.5625	XIN input/4	127 (7F16)
1200	1953.125	XIN input/4	63 (3F16)
2400	3906.25	XIN input/4	31 (1F16)
4800	7812.5	XIN input/4	15 (0F16)
9600	15625	XIN input/4	7 (0716)
19200	31250	XIN input/4	3 (0316)
38400	62500	XIN input/4	1 (0116)
76800	125000	XIN input/4	0 (0016)
153600	250000	XIN input	1 (0116)
307200	500000	XIN input	0 (0016)

APPLICATION

2.5 Serial I/O1

■ Transfer data format

Data transfer format is set by the UART control register (address 001B16). Figure 2.5.9 shows a transfer data format in the UART mode, Table 2.5.2, the each bit function of UART transmit data, Figure 2.5.10, all transfer data formats in the UART mode.





Fig. 2.5.9 Transfer data format in UART mode

Table 2.5.2 Each bit function of UART transmit data

Bit	Functions
ST (Start bit)	Indicates a start of data transmission. A “L” signal for one bit is added just before transmit data.
DATA (Data bit)	Indicates the transmit data written in the transmit buffer register, “02” data is a “L” signal and “12” data is a “H” signal. These bits are called as character bits.
PA (Parity bit)	To improve the reliability of data, this bit is added just after the last data bit. The value of this bit changes in accordance with the value of the parity selection bit so that the number of “1” in the transmit/receive data (including the parity bit) can always be an even or an odd number.
SP (Stop bit)	Indicates an completion of data transmission. This bit is added just after the last data bit (or just after a parity bit in the parity checking enabled). As a stop bit, a “H” signal for 1 bit or 2 bits is output.

ST : Start bit
 Di : Data bit
 PA : Parity bit
 SP : Stop bit

●For 7-bit UART mode



●For 8-bit UART mode




Fig. 2.5.10 All transfer data formats in UART mode

APPLICATION

2.5 Serial I/O1

■ Transmit operation in the UART mode

Transmit operation in the UART mode is described below.

● Start of transmit operation

A transmit operation is started by writing transmit data into the transmit buffer register (address 001816) in the transmit enable state.*1

● Transmit operation


① By writing transmit data into the transmit buffer register, the transmit buffer empty flag (bit 0) of the serial I/O1 status register (address 001916) is cleared to "0."

② The transmit data written in the transmit buffer register is transferred to the transmit shift register.*2

③ When a data transfer from the transmit buffer register to the transmit shift register is completed, the transmit buffer empty flag is set to "1."*3

④ The transmit data transferred to the transmit shift register is output from the P45/TxD pin in synchronization with the falling of the shift clock, beginning with the start bit. A start bit, a parity bit and a stop bit are automatically generated and output in accordance with the contents set in the UART control register.

⑤ The data is output from the least significant bit of the transmit shift register. Each time 1-bit data is output, the data of the transmit shift register is shifted by 1 bit toward the least significant bit.




*1: Initialization of register or others for a transmit operation. Refer to "2.5.4 Register setting example."

*2: When the transmit interrupt source selection bit (bit 3) of the serial I/O1 control register (address 001A16) is set to "0," a serial I/O1 transmit interrupt request occurs immediately after transfer in ②. When this bit is set to "1," a transmit interrupt request occurs at the time of ⑦.

*3: While the transmit buffer empty flag is "1," it is possible to write the next transmit data into the transmit/receive buffer register.

⑥At the time when a transmit shift operation starts, the transmit shift register shift completion flag (bit 2) of the serial I/O1 status register is cleared to "0." *4

⑦After the lapse of a 1/2 period *5 of the shift clock from a transmission start of stop bit, the transmit shift register shift completion flag is set to "1." *2 *4



*4: When an internal clock is used as a synchronizing clock, supplying the shift clock to the transmit shift register stops automatically at the completion of 8-bit transmission. However, when the next transmit data is written to the transmit buffer register while the transmit shift register shift completion flag is "0," supplying the shift clock is continued.

*5: In the case of 2 stop bits, after the lapse of a 1/2 period of the shift clock from a start of the second stop bit transmission.




Fig. 2.5.11 Transmit timing example in UART mode

APPLICATION

2.5 Serial I/O1

■Receive operation in the UART mode

Receive operation in the UART mode is described below.

●Start of receive operation

In the receive enable state,*1 set the receive enable bit (bit 5) of the serial I/O1 control register (address 001A16) into the enabled state ("1"). With this operation, a start bit is detected and a receive operation of serial data is started.

●Receive operation


①With the lapse of a 1/2 period of the shift clock from detection of the falling of the P44/RxD pin input, the P44/RxD pin level is checked. When it is "L" level, the bit is judged as a start bit.

When it is "H" level, the bit is judged as noise, so the receive operation is stopped, being put into wait status for a start bit again.

②Each 1-bit data is read into the receive shift register from the P44/RxD pin in synchronization with the rising of the shift clocks.

③The data after the detection of the start bit enters first into the most significant bit of the receive shift register. Each time 1-bit data is received, the data of the receive shift register is shifted by 1 bit toward the least significant bit.

④When a specified number of bits has been input into the receive shift register, the data of the receive shift register are transferred to the receive buffer register (address 001816).*2*3



*1: Initialization of register or others for a receive operation. Refer to "2.5.4 Register setting example."

*2: When the data bit length is 7 bits, bits 0 to 6 of the receive buffer register are receive data, and bit 7 (MSB) is cleared to "0."

*3: When data remains without reading out the data of the receive buffer register (the receive buffer full flag is "1") and yet all the receive data has been input to the receive shift register, the overrun error flag of the serial I/O1 status register is set to "1." At this time, the data of the receive shift register is not transferred to the receive buffer register, but the former data of the receive buffer register is held.

⑤After the lapse of a 1/2 period of the shift clock from a reception start of stop bit, the receive buffer full flag (bit 1) of the serial I/O1 status register is set to "1." And a serial I/O1 receive interrupt request occurs.

⑥Error flag detection is performed concurrently with the occurrence of a serial I/O1 receive interrupt request.

*4: The receive buffer full flag is cleared to "0" by reading out the receive buffer register.





Fig. 2.5.12 Receive timing example in UART mode

(3) Processing upon occurrence of errors

■ Parity error, framing error, or summing error

When a parity error, a framing error, or a summing error occurs, the flag corresponding to each error in the serial I/O1 status register is set to "1." These flags are not cleared to "0" automatically, so set them to "0" by software.

These flags are set to "0" by one of the following operations.

- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

■ Overrun error

An overrun error occurs when data is already input in the receive buffer register and yet all data is input in the receive shift register.

If an overrun error occurs, the data of the receive shift register is not transferred and the data of the receive buffer register is held. At this time, even if the data of the receive buffer register is read out, the data of the receive shift register is not transferred.

Consequently, the data of the receive shift register becomes unreadable, so that the receive data becomes invalid.

If an overrun error occurs, after set the overrun error flag of the serial I/O1 status register to "0," perform a receive operation again.

The overrun error flag is set to "0" by one of the following operations.

- Set the serial I/O1 enable bit to "0"
- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

APPLICATION

2.5 Serial I/O1

2.5.2 Pins

The serial I/O1 uses 4 pins, namely, pins for data transmit, data receive, shift clock transmit/receive, and receive enable signal output. All these pins are also used as port P4 and switched their functions by the serial I/O1 enable bit (bit 7) and $\overline{\text{SRDY1}}$ output enable bit (bit 2) of the serial I/O1 control register (address 001A16).

The function of each pin is described below.

(1) Data transmit pin [TxD]

This pin outputs each bit of transmit data and is used as port P45.

When the serial I/O1 enable bit of the serial I/O1 control register is set to "1," this pin functions as a serial I/O1 data output pin.

(2) Data receive pin [RxD]

This pin inputs each bit of receive data and is used as port P44.

When the serial I/O1 enable bit of the serial I/O1 control register is set to "1," this pin functions as a serial I/O1 data input pin.

(3) Shift clock transmit/receive pin [SCLK1]

■Clock synchronous mode

This pin inputs (receives from the outside) or outputs (supplies to the outside) a shift clock used for transmission and reception.

When the serial I/O1 synchronization clock selection bit (bit 1) of the serial I/O1 control register is set to "0" (use of internal clock), a shift clock is output to the outside. When this bit is set to "1" (use of external clock), a shift clock is input from the outside.

■UART mode

When the serial I/O1 synchronization clock selection bit (bit 1) of the serial I/O1 control register is set to "1" (use of external clock), a shift clock is supplied from the outside. When this bit is set to "0" (use of internal clock), this pin does not function.

(4) Receive enable signal output pin [$\overline{\text{SRDY1}}$]

This pin notifies the outside of the receive enable state in the clock synchronous mode. This pin does not function in the UART mode.

- The $\overline{\text{SRDY1}}$ output enable bit (bit 2) of the serial I/O1 control register is set to "1."

- The transmit enable bit (bit 4) of the serial I/O1 control register is set to "1."

When the above two conditions are satisfied, the pin level changes from "H" to "L" at the timing which data is written into the receive buffer register, notifying the outside of the receive enable state.

2.5.3 Related registers

Figure 2.5.13 shows the memory allocation of serial I/O1-related registers. They are the transmit/receive buffer register, serial I/O1 status register, serial I/O1 control register, and UART control register.

(1) Transmit/receive buffer register (TB/RB)

This register (address 0018₁₆) is used to write serial I/O1 transmit data or to read receive data (used for both the clock synchronous mode and the UART mode).


For data transmission, transmit data is written into this register.

Received data is obtained by reading out this register.

Address	
0018 ₁₆	Transmit/receive buffer register (TB/RB)
0019 ₁₆	Serial I/O1 status register (SIO1STS)
001A ₁₆	Serial I/O1 control register (SIO1CON)
001B ₁₆	UART control register (UARTCON)

Fig. 2.5.13 Memory allocation of serial I/O1-related registers

Transmit/receive buffer register



Transmit/receive buffer register (TB/RB) [Address 18₁₆]

B	Functions	At reset	R	W
0 to 7	<p>At transmit</p> <ul style="list-style-type: none"> •Set "00₁₆ to FF₁₆" as transmit data. •The transmit data is transferred automatically to transmit shift register by writing transmit data. <p>At receive</p> <ul style="list-style-type: none"> •When all receive data has been input into the receive shift register, the receive data is automatically transferred to this register. 	?	○	○

Fig. 2.5.14 Structure of transmit/receive buffer register

APPLICATION

2.5 Serial I/O1

(2) Serial I/O1 status register (SIO1STS)


This register (address 001916) consists of the following flags:

- flags representing the states of the registers used for transmission/reception
- error flags.

This is a read-only register.

Bit 7 is unused and set to “1” at reading.

Serial I/O1 status register



Serial I/O1 status register (SIO1STS) [Address 1916]

B	Name	Functions	At reset	R	W
0	Transmit buffer empty flag (TBE)	0: Buffer full 1: Buffer empty	0	○	×
1	Receive buffer full flag (RBF)	0: Buffer empty 1: Buffer full	0	○	×
2	Transmit shift register shift completion flag (TSC)	0: Transmit shift in progress 1: Transmit shift completed	0	○	×
3	Overrun error flag (OE)	0: No error 1: Overrun error	0	○	×
4	Parity error flag (PE)	0: No error 1: Parity error	0	○	×
5	Framing error flag (FE)	0: No error 1: Framing error	0	○	×
6	Summing error flag (SE)	0: (OE) U (PE) U (FE) = 0 1: (OE) U (PE) U (FE) = 1	0	○	×
7	Nothing is allocated. This bit cannot be written to and is fixed to “1” at reading.		1	1	×

Fig. 2.5.15 Structure of serial I/O1 status register

■Transmit buffer empty flag (bit 0)

This flag is automatically cleared to “0” by writing transmit data into the transmit buffer register.

After the transmit data is written in the transmit buffer register, it is transferred to the transmit shift register. When this transfer is completed and the transmit buffer register becomes empty, this flag is automatically is set to “1.”

It is possible to write transmit data into the transmit buffer register only while the transmit buffer empty flag is “1.”

This flag is valid in both the clock synchronous mode and the UART mode.

■Receive buffer full flag (bit 1)

When all receive data has been input to the receive shift register and then this receive data is transferred to the receive buffer register, this flag is automatically is set to “1.”

When the transferred receive data is read out from the receive buffer register, the flag is automatically is cleared to “0.”

If all the next receive data is input to the receive shift register when the receive buffer flag is “1” (the receive buffer register is not yet read out), the overrun error flag is set to “1.”

This flag is valid in both the clock synchronous mode and the UART mode.

■ Transmit shift register shift completion flag (bit 2)

When a shift operation (transmission of the first data bit) is started by shift clock after transmit data is transferred to the transmit shift register, this flag is cleared to "0." When the shift operation is completed (completion of transmission of the last data bit), the flag is set to "1."

This flag is valid in both the clock synchronous mode and the UART mode.

■ Overrun error flag (bit 3)

If all the next receive data is input to the receive shift register when data has been input (not read out) in the receive buffer register, this flag is set to "1" (occurrence of an overrun error). This flag is set to "0" by one of the following operations.

- Set the serial I/O1 enable bit to "0"
- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

This flag is valid in both the synchronous mode and the UART mode.

■ Parity error flag (bit 4)

In the UART mode, this flag checks an even parity or odd parity by hardware.

When the parity of received data is different from the set parity, this flag is set to "1."

This flag is set to "0" by one of the following operations.

- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

This flag is valid only in the parity enable state in the UART mode.

■ Framing error flag (bit 5)

In the UART mode, this flag judges whether frame synchronization is abnormal.

When the stop bit of receive data cannot be received at the set timing, this flag is set to "1."

This flag is set to "0" by one of the following operations.

- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

This flag is valid only in the UART mode.

■ Summing error flag (bit 6)

This flag is set to "1" when an overrun error, parity error, or framing error occurs.

This flag is set to "0" by one of the following operations.

- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

This flag is valid in both the clock synchronous mode and the UART mode.


APPLICATION

2.5 Serial I/O1

(3) Serial I/O1 control register (SIO1CON)

This register (address 001A16) controls various functions related to the serial I/O1, such as transmit/receive modes, clocks, and pin functions. All the bits of this register are read and written by software.

Serial I/O1 control register



Serial I/O1 control register (SIO1CON) [Address 1A16]

B	Name	Functions	At reset	R	W
0	BRG count source selection bit (CSS)	0: f(XIN) 1: f(XIN)/4	0	○	○
1	Serial I/O1 synchronization clock selection bit (SCS)	<ul style="list-style-type: none"> •In clock synchronous mode 0: BRG output/4 1: External clock input •In UART mode 0: BRG output/16 1: External clock input/16 	0	○	○
2	$\overline{\text{SRDY1}}$ output enable bit (SRDY)	0: P47/ $\overline{\text{SRDY1}}$ pin operates as I/O port P47 1: P47/ $\overline{\text{SRDY1}}$ pin operates as signal output pin $\overline{\text{SRDY1}}$ ($\overline{\text{SRDY1}}$ signal indicates receive enable state)	0	○	○
3	Transmit interrupt source selection bit (TIC)	0: When transmit buffer has emptied 1: When transmit shift operation is completed	0	○	○
4	Transmit enable bit (TE)	0: Transmit disabled 1: Transmit enabled	0	○	○
5	Receive enable bit (RE)	0: Receive disabled 1: Receive enabled	0	○	○
6	Serial I/O1 mode selection bit (SIOM)	0: Clock asynchronous serial I/O1 (UART) mode 1: Clock synchronous serial I/O1 mode	0	○	○
7	Serial I/O1 enable bit (SIOE)	0: Serial I/O1 disabled (pins P44–P47 operate as I/O pins) 1: Serial I/O1 enabled (pins P44–P47 operate as serial I/O1 pins)	0	○	○

Fig. 2.5.16 Structure of serial I/O1 control register

■BRG count source selection bit (bit 0)

This bit selects a count source to be input to the BRG. In the “0” state, an undivided XIN input signal is input to the BRG. In the “1” state, an XIN input signal divided by 4 is input to the BRG.

■Serial I/O1 synchronization clock selection bit (bit 1)

This bit selects a synchronizing clock to be used in the serial I/O1.

●Clock synchronous mode

When this bit is set to “0,” a BRG output divided by 4 becomes a shift clock.

In the “1” state, an external clock (P46/SCLK1 pin input) becomes a shift clock as it is.

●UART mode

In the “0” state, a BRG output divided by 16 becomes a shift clock. In the “1” state, an external clock (P46/SCLK1 pin input) divided by 16 becomes a shift clock.

■ $\overline{\text{SRDY1}}$ output enable bit (bit 2)

When the $\overline{\text{SRDY1}}$ function is used in the clock synchronous mode, set this bit to “1.” In the “0” state, the P47/ $\overline{\text{SRDY1}}$ pin functions as an I/O port P47.

In the UART mode, the value of this bit is invalid, so that the P47/ $\overline{\text{SRDY1}}$ pin functions as an I/O port P47.

■Transmit interrupt source selection bit (bit 3)

This bit determines a source which generates a serial I/O1 transmit interrupt request. In the “0” state, a serial I/O1 transmit interrupt request occurs at the time when the values of the transmit buffer register are transferred to the transmit shift register.

In the “1” state, a serial I/O1 transmit interrupt request occurs at the time when the shift operation of the transmit shift register is completed.

■Transmit enable bit (bit 4)

This bit controls a transmit operation. This bit controls as shown in Table 2.5.3 only when the serial I/O1 enable bit is “1” (serial I/O1 enabled). When the serial I/O1 enable bit is “0” (serial I/O1 disabled), this bit is invalid.

Table 2.5.3 Control contents of transmit enable bit

Transmit enable bit	P45/TxD pin function	Transmit buffer empty flag *1	Transmit shift register shift completion flag*2
0	Port P45	Set to “0”	
1	Data transmit pin TxD	Flag function is valid	

*1: Bit 0 of serial I/O1 status register

*2: Bit 2 of serial I/O1 status register

APPLICATION

2.5 Serial I/O1

■Receive enable bit (bit 5)

This bit controls receive operation. This bit controls as shown in Table 2.5.4 only when the serial I/O1 enable bit (bit 7) is “1” (serial I/O1 enabled). When the serial I/O1 enable bit is “0” (serial I/O1 disabled), this bit is invalid.

Table 2.5.4 Control contents of receive enable bit

Receive enable bit	P44/RxD pin function	Receive buffer full flag *1	Each error flag*2
0	Port P44	Set to “0”	
1	Data receive pin RxD	Flag function is valid	

*1: Bit 1 of serial I/O1 status register

*2: Bits 3, 4, 5, and 6 of serial I/O1 status register

■Serial I/O1 mode selection bit (bit 6)

This bit selects a transmit/receive mode of the serial I/O1. In the UART mode, set this bit to “0.” In the clock synchronous mode, set it to “1.”

■Serial I/O1 enable bit (bit 7)

When the serial I/O1 function is used, set this bit to “1.”

When the bit is set to “1,” the pins P44/RxD, P45/TxD, and P46/SCLK1 function as RxD, TxD, and SCLK1 respectively (Furthermore, when the SRDY1 output enable bit is set to “1,” the P47/SRDY1 pin functions as an SRDY1 pin).

In the “0” state, they function as ports P44–P47 respectively.

(4) UART control register (UARTCON)

This register (address 001B16) controls the transfer data format in the UART mode and the output format of the P45/TxD pin.




Fig. 2.5.17 Structure of UART control register

■ Character length selection bit (bit 0)

This bit selects data bit length of the UART transfer data format.

In the "0" state, the data bit length is 8 bits. In the "1" state, the data bit length is 7 bits.

■ Parity enable bit (bit 1)

This bit is set to "1" to make a parity check and to "0" to make no parity check.

In the "1" state, the parity error flag becomes valid.

■ Parity selection bit (bit 2)

This bit selects a parity type of the UART transfer data format.

In the "0" state, the parity type is an even parity. In the "1" state, it is an odd parity.

■ Stop bit length selection bit (bit 3)

This bit selects a stop bit length of the UART transfer data format.

In the "0" state, the stop bit length is 1 stop bit.

In the "1" state, the stop bit length is 2 stop bits.

■ P45/TxD P-channel output disable bit (bit 4)

This bit controls the output type of the P45/TxD pin.

In the "0" state, the output type is CMOS output in the output mode. In the "1" state, the output type is N-channel open-drain output in the output mode.

The 5 low-order bits of the UART control register can be read and written. The 3 high-order bits are unused and read-only bits. At reading, all the bits are set to "1."

APPLICATION

2.5 Serial I/O1

Table 2.5.5 Relation between UART control register and transfer data formats

UART control register				Transfer data format
b3	b2	b1	b0	
0	X	0	0	1 ST-8 DATA-1 SP
0	X	0	1	1 ST-7 DATA-1 SP
0	X	1	0	1 ST-8 DATA-1 PA-1 SP
0	X	1	1	1 ST-7 DATA-1 PA-1 SP
1	X	0	0	1 ST-8 DATA-2 SP
1	X	0	1	1 ST-7 DATA-2 SP
1	X	1	0	1 ST-8 DATA-1 PA-2 SP
1	X	1	1	1 ST-7 DATA-1 PA-2 SP

X: "0" or "1"

ST: Start bit

DATA: Data bit

PA: Parity bit

SP: Stop bit

2.5.4 Register setting example


(1) Clock synchronous serial I/O mode

Figure 2.5.18 and Figure 2.5.19 show a transmitting method in the clock synchronous mode. Figure 2.5.20 and Figure 2.5.21 show a receiving method in the clock synchronous mode.

[Notes on use]

- Notes**
- 1: To use an INT pin or input port for watching $\overline{\text{SRDY1}}$, set as required.
 - 2: When an external clock is selected in setting ③ below, BRG setting is not required in setting ② below.
 - 3: In the full duplex data transfer mode, set the receive enable bit (bit 5) to "1" (receive enabled) in setting ③ below.
 - 4: To use a serial I/O1 transmit interrupt, set in the following sequence.
 - 5: When no serial I/O1 transmit interrupt is used, omit settings ①, ④, ⑤, ⑥ and ⑧ below.


① Disable Serial I/O1 transmit interrupt



② Set the value to baud rate generator (BRG) [Address 1C16]

③ Setting of serial I/O1 control register

Selection of clock synchronous, transmit, or others



Continued to Figure 2.5.19

Fig. 2.5.18 Transmitting method in clock synchronous mode (1)

APPLICATION

2.5 Serial I/O1





Fig. 2.5.19 Transmitting method in clock synchronous mode (2)

[Notes on use]

- Notes** 1: To use an INT pin or input port for watching $\overline{\text{SRDY1}}$, set as required.
 2: When an external clock is selected in setting ③ below, BRG setting is not required in setting ② below.
 3: In the full duplex data transfer mode, set the receive enable bit (bit 4) to "1" (receive enabled) in setting ③ below.
 4: To use a serial I/O1 receive interrupt, set in the following sequence.
 5: When no serial I/O1 receive interrupt is used, omit setting ①, ④, ⑤, ⑥ and ⑧ below.


① Disable Serial I/O1 receive interrupt



② Set the value to baud rate generator (BRG) [Address 1C16]

③ Setting of serial I/O1 control register

Selection of clock synchronous, receive, or others



Continued to Figure 2.5.21

Fig. 2.5.20 Receiving method in clock synchronous mode (1)

APPLICATION

2.5 Serial I/O1




Fig. 2.5.21 Receiving method in clock synchronous mode (2)

(2) Clock asynchronous serial I/O (UART) mode

Figure 2.5.22 and Figure 2.5.23 show a transmitting method in the UART mode. Figure 2.5.24 and Figure 2.5.25 show a receiving method in the UART mode.

[Notes on use]


Notes 1: When an external clock is selected in setting ③ below, BRG setting is not required in setting ② below.

2: In the full duplex data transfer mode, set the receive enable bit (bit 5) to “1” (receive enabled) in setting ③ below.

3: To use a serial I/O1 transmit interrupt, set in the following sequence.

4: When no serial I/O1 transmit interrupt is used, omit setting ①, ⑤, ⑥ and ⑧ below.


① Disable Serial I/O1 transmit interrupt



② Set the value to baud rate generator (BRG) [Address 1C16]

③ Setting of serial I/O1 control register

Selection of clock asynchronous mode, transmit, or others



Continued to Figure 2.5.23


Fig. 2.5.22 Transmitting method in UART mode (1)

APPLICATION


2.5 Serial I/O1

Continued from Figure 2.5.22


④ Setting of UART control register



⑤ Set the serial I/O1 transmit interrupt request to "0" (Allow an interval of one or more instructions after ③)



⑥ Enable serial I/O1 transmit interrupt



⑦ Set transmit data to transmit buffer register (TB) [Address 18₁₆]


⑧ Processing of serial I/O1 transmit interrupt

Fig. 2.5.23 Transmitting method in UART mode (2)

[Notes on use]

- Notes 1:** When an external clock is selected in setting ③ below, BRG setting is not required in setting ② below.
- 2:** In the full duplex data transfer mode, set the receive enable bit (bit 4) to “1” (receive enabled) in setting ③ below.
- 3:** To use a serial I/O1 receive interrupt, set in the following sequence.
- 4:** When no serial I/O1 receive interrupt is used, omit setting ①, ⑤, ⑥ and ⑦ below.


① Disable Serial I/O1 receive interrupt



② Set the value to baud rate generator (BRG) [Address 1C16]

③ Setting of serial I/O1 control register

Selection of clock asynchronous, receive, or others




Continued to Figure 2.5.25


Fig. 2.5.24 Receiving method in UART mode (1)

Continued from Figure 2.5.24


④ Setting of UART control register



⑤ Clear the serial I/O1 receive interrupt request (Allow an interval of one or more instruction after ③)



⑥ Enable serial I/O1 receive interrupt



⑦ Processing of serial I/O1 receive interrupt

Fig. 2.5.25 Receiving method in UART mode (2)

(3) Initialization of serial I/O1 operation

The operating procedure of the serial I/O1 control register for initialization of the serial I/O1 operation is described below.

■ Initialization of receive operation

By setting the receive enable bit (bit 5 of SIO1CON) to "0" or setting the serial I/O1 enable bit (bit 7 of SIO1CON) to "0," the receive operation is stopped and initialized as shown below. The initialization items of receive operation are as follows.

- Stopping and initializing the shift clock to the receive shift register.
- Setting the receive shift register to "0."
- Setting each error flag (overflow error flag, parity error flag, framing error flag, summing error flag) to "0."
- Setting the receive buffer full flag (RBF) to "0."

■ Initialization of transmit operation

Basically, the transmit operation is stopped and initialized by setting the transmit enable bit (bit 4 of SIO1CON) to "0." The initialization items of transmit operation are as follows.

- Stopping and initializing the shift clock to the transmit shift register.
- Setting the receive shift register to "0." (However, when an external clock is used in the clock synchronous mode, the receive shift register is not set to "0" unless the input clock of the SCLK1 pin is "H.")
- Setting the transmit buffer empty flag (bit 0 of SIO1STS) and the transmit shift register shift completion flag (bit 2 of SIO1STS) to "0."
(When bit 4 is set to "0," bits 0 and 2 are cleared to "0" forcibly. After that, when bit 4 is set to "1," bits 0 and 2 are set to "1.")

When all conditions below are satisfied, initialization is not performed only by setting bit 4 of SIO1CON to "0." It is also necessary to set bit 5 of SIO1CON to "0."

- In the full duplex data transfer
- In the clock synchronous mode
- When an internal clock is used
- When bit 5 of SIO1CON is "1" (receive enabled)

In the clock synchronous mode of the full duplex data transfer, the same clock is used for transmission and reception.

When an internal clock is used, the shift clock is started by writing data into the transmit buffer at both transmission and reception, so both transmit and receive operations use a clock generating circuit of the transmitter.

Because of this, the serial I/O1 is designed so that even if only a receive operation is performed, the transmit circuit may be operated internally to generate a shift clock when an internal clock is used in the clock synchronous mode. Accordingly, note that the transmitter may operate even when bit 4 of SIO1CON is "0." The transmit operation cannot be initialized only by setting the serial I/O1 enable bit (bit 7 of SIO1CON) to "0."

APPLICATION

2.5 Serial I/O1

(4) Processing upon occurrence of an errors

■ Parity error, framing error, or summing error

If a parity error, a framing error, or a summing error occurs, the flag corresponding to each error in the serial I/O1 status register is set to "1." These flags cannot be cleared to "0" automatically, so set them to "0" by software.

The parity error flag, framing error flag, and summing error flag is set to "0" by setting the receive enable bit to "0" or writing dummy data into the serial I/O1 status register.

■ Overrun error

An overrun error occurs when data is already input in the receive buffer register and yet all data is input in the receive shift register.

If an overrun error occurs, the data of the receive shift register is not transferred and the data of the receive buffer register is held. At this time, even if the data of the receive buffer register is read out, the data of the receive shift register is not transferred.

Consequently, the data of the receive shift register becomes unreadable, so that the receive data becomes invalid.

If an overrun error occurs, after set the overrun error flag of the serial I/O1 status register to "0," perform a receive operation again.

The overrun error flag is set to "0" by one of the following operations.

- Set the serial I/O1 enable bit to "0"
- Set the receive enable bit to "0"
- Write data (arbitrary) into the serial I/O1 status register

2.5.5 Notes on use**(1) Notes on clock selection**

The 3820 group can select either internal clock or external clock as a synchronizing clock. When an external clock is selected as an synchronizing clock in the clock synchronous mode, note the following.

■In the clock synchronous mode

①For an external clock source, when the duty cycle is 50%, use the following clock.

1.25 MHz or less.....at VCC = 4.0 V to 5.5 V

500 kHz or less.....at VCC = 2.5 V to 4.0 V

To change the duty cycle, set the both “H” and “L” widths as follows.

370 ns min. at VCC = 4.0 V to 5.5 V

950 ns min. at VCC = 2.5 V to 4.0 V

②The shift operation of the transmit shift register or the receive shift register is continued while synchronizing clocks are input to the serial I/O1 circuit. Accordingly, stop a synchronizing clock input after 8 clocks are input.

When the internal clock is selected, the synchronizing clock input is automatically stopped.

③To select an external clock as a synchronizing clock at data transmission, set the transmit enable bit to “1” and write data into the transmit buffer register while the SCLK1 signal is “H.”

When an external clock is selected as a synchronizing clock in the UART mode, note the following.

■In the UART mode

For an external clock source, when the duty ratio is 50%, use the following clock.

5 MHz or less.....at VCC = 4.0 V to 5.5 V

2 MHz or less.....at VCC = 2.5 V to 4.0 V

To change the duty cycle, set the “H” and “L” widths as follows.

93 ns min.at VCC = 4.0 V to 5.5 V

238 ns min.at VCC = 2.5 V to 4.0 V

(2) For serial I/O1 transmit or receive interrupts

①For a serial I/O1 transmit interrupt, set a value in the serial I/O1 control register, then set the serial I/O1 transmit interrupt request bit (bit 3 at address 003C16) to “0” with the **CLB** instruction.

②After setting ①, set the serial I/O1 transmit enable bit (bit 3 at address 003E16) to “1.”

③For a serial I/O1 receive interrupt, set a value in the serial I/O1 control register, then set the serial I/O1 receive interrupt request bit (bit 2 at address 003C16) to “0” with the **CLB** instruction.

④After setting ③, set the serial I/O1 receive interrupt enable bit (bit 2 at address 003E16) to “1.”

(3) Transmit interrupt request when the transmit enable bit is “1”

When the transmit enable bit is set to “1,” the transmit buffer empty flag and the transmit shift register shift completion flag are set to “1.” Accordingly, even if either timing is selected as transmit interrupt generating timing, an serial I/O1 transmit interrupt request occurs and the serial I/O1 transmit interrupt request bit is set to “1.”

To use a serial I/O1 transmit interrupt, set the transmit enable bit to “1,” then set the serial I/O1 transmit interrupt request bit to “0” once. After that, set the serial I/O1 transmit interrupt enable bit to “1” (interrupts enabled).

APPLICATION

2.5 Serial I/O1

(4) For disabling transmission after completion of 1-byte data transmission

As a means to know the completion of data transmission, a reference to the transmit shift register shift completion flag (TSC flag) is available in the 3820 group.

The TSC flag is cleared to "0" during data transmission. Upon the completion of data transmission, this flag is set to "1." Accordingly, after confirming that the TSC flag is set to "1," disable transmission. The transmission can thus be terminated after 1-byte transmission. However, the TSC flag is set to "1" even when the serial I/O1 enable bit is set to "1" (serial I/O1 enabled). After that, it is not cleared to "0" until transmission is started by generating a shift clock. For this reason, if transmission is disabled by referring to the TSC flag at this time, data is not transmitted. After the transmission is started, refer to the TSC flag.

(5) When the P45/TxD pin is used as an N-channel open-drain output

Bit 4 of the UART control register (address 001B16) is the P45/TxD P-channel output disable bit. The bit 4 is valid in an ordinary port, in the clock synchronous mode, or in the UART mode.

When this bit is "0," the ordinary CMOS output is selected. When the bit is "1," the N-channel open-drain output is selected.

However, do not apply to the P45/TxD a voltage of $V_{CC} + 0.3\text{ V}$ or more even when it is used as a serial I/O1 function pin of the N-channel open-drain output.

2.6 Serial I/O2

2.6.1 Explanation of operations

The operations of the serial I/O2 are described below. The serial I/O2 operates only in the clock synchronous mode. When serial I/O2 is actually used, refer to “2.6.4 Register setting example.”

(1) Clock synchronous serial I/O mode

In the clock synchronous mode, 8 shift clocks generated in the synchronization circuit are used as synchronizing clocks for transfer. In synchronization with these shift clocks, the transmit operation on the transmitter and the receive operation on the receiver are simultaneously executed.

The transmitter transmits each 1-bit data from the P51/SOUT2 pin in synchronization with the falling of the shift clocks.

The receiver receives each 1-bit data from the P50/SIN2 pin in synchronization with the rising of the shift clocks.

Figure 2.6.1 shows an external connection example of the serial I/O2.




Fig. 2.6.1 External connection example of serial I/O2

APPLICATION

2.6 Serial I/O2

■ Shift clock

Ordinarily, when clock synchronous transfer is performed between microcomputers, an internal clock is selected for one of them, and it outputs 8 shift clocks generated by a start of transmit operation from the P52/SCLK2 pin. An external clock is selected for the other microcomputer, and it uses the clock input from the P52/SCLK2 pin as a shift clock. Figure 2.6.2 shows a shift clock.




Fig. 2.6.2 Shift clock

■ Transmit operation of the serial I/O2

Transmit operation of the serial I/O2 is described below (When LSB first is selected).

● Start of transmit operation


A transmit operation is started by writing transmit data into the serial I/O2 register (address 001F₁₆) in the transmit enable state.*¹

● Transmit operation

① The transmit data written in the serial I/O2 register is output from the P51/SOUT2 pin in synchronization with the falling of the shift clocks.

② The data is output from the least significant bit of the serial I/O2 register. Each time 1-bit data is output, the data of the serial I/O2 register is shifted by 1 bit toward the least significant bit.

③ When 8-bit transmit data has been transferred, the serial I/O2 interrupt request bit is set to "1" in synchronization with the rising of a shift clock.*²



*1: Initialization of register or others for a transmit operation. Refer to "2.6.4 Register setting example."

*2: When an internal clock is used as a synchronizing clock, supplying the shift clock to the serial I/O2 register stops automatically at the completion of 8-bit transmission.

APPLICATION

2.6 Serial I/O2




Fig. 2.6.3 Transmit operation of serial I/O2




Fig. 2.6.4 Transmit timing example of serial I/O2

■Receive operation of the serial I/O2

Receive operation of the serial I/O2 is described below (When LSB first is selected).

●Start of receive operation

A receive operation is started by writing the following data into the serial I/O2 register (address 001F16) in the receive enable state.*1


- Transmit data in the full duplex data transfer mode
- Arbitrary dummy data in the half duplex data transfer mode

●Receive operation

①Each 1-bit data is read into the serial I/O2 register from the P50/SIN2 pin in synchronization with the rising of the shift clocks.

②The data enters first into the most significant bit of the serial I/O2 register. Each time 1-bit data is received, the data of the serial I/O2 register is shifted by 1 bit toward the least significant bit.

③When 8-bit receive data transfer is completed, the serial I/O2 interrupt request bit is set to "1" in synchronization with the rising of a shift clock.*2



*1: Initialization of register or others for a transmit operation. Refer to "2.6.4 Register setting example."

*2: When an internal clock is used as a synchronizing clock, supplying the shift clock to the serial I/O2 register stops automatically at the completion of 8-bit transmission.

APPLICATION

2.6 Serial I/O2




Fig. 2.6.5 Receive operation of serial I/O2




Fig. 2.6.6 Receive timing example of serial I/O2

■ Transmit/receive timing example of the serial I/O2

Figure 2.6.7 shows a transmit/receive timing example of the serial I/O2 (the P53/ $\overline{\text{SRDY2}}$ pin is used).




Fig. 2.6.7 Transmit/receive timing example of serial I/O2 (P53/ $\overline{\text{SRDY2}}$ pin is used)

APPLICATION

2.6 Serial I/O2

2.6.2 Pins

The serial I/O2 uses 4 pins, namely, pins for data transmit, data receive, shift clock transmit/receive, and receive enable signal output. All these pins are also used as port P5 and switched their functions by the serial I/O2 port selection bit (bit 3), $\overline{\text{SRDY2}}$ output enable bit (bit 4) and synchronization clock selection bit (bit 6) of the serial I/O2 control register (address 001D16).

The function of each pin is described below.

(1) Data transmit pin [SOUT2]

This pin outputs each bit of transmit data and is used as port P51. When the serial I/O2 port selection bit (bit 3) of the serial I/O2 control register is set to "1," this pin functions as a serial I/O2 data output pin.

(2) Data receive pin [SIN2]

This pin inputs each bit of receive data and is used as port P50. There is no register for selecting between port function and data input pin function. Clear bit 5 of the port P5 direction register to "0" (input mode).

(3) Shift clock transmit/receive pin [SCLK2]

This pin inputs (receives from the outside) or outputs (supplies to the outside) a shift clock used for transmission and reception.

When the synchronization clock selection bit (bit 6) of the serial I/O2 control register is set to "0" (use of external clock), a shift clock is input from the outside. When this bit is set to "1" (use of internal clock), a shift clock is output to the outside.

(4) Receive enable signal output pin [$\overline{\text{SRDY2}}$]

This pin notifies the outside of the receive enable state in the clock synchronous mode.

This pin functions as the receive enable signal output pin by setting the $\overline{\text{SRDY2}}$ output enable bit (bit 4) of the serial I/O2 control register to "1."

The pin level changes from "H" to "L" at the timing which data is written into the serial I/O2 register, notifying the outside of the receive enable state.

2.6.3 Related registers

Figure 2.6.8 shows the memory allocation of the serial I/O2-related registers. They are the serial I/O2 control register and serial I/O2 register.




Fig. 2.6.8 Memory allocation of serial I/O2-related registers

(1) Serial I/O2 control register (SIO2CON)

The serial I/O2 control register (address 001D16) controls the serial I/O2 function.




Fig. 2.6.9 Structure of serial I/O2 control register

APPLICATION

2.6 Serial I/O2

■ Internal synchronization clock select bits (bit 2–bit 0)

When an internal clock is selected as serial I/O2 synchronization clocks (bit 6 = 1), these bits select an internal clock division ratio.

Table 2.6.1 Relation between internal synchronization clock selection bit and synchronizing clock

b2	b1	b0	Synchronizing clock of serial I/O2 (when internal clock is selected)
0	0	0	XIN pin input clock/8
0	0	1	XIN pin input clock/16
0	1	0	XIN pin input clock/32
0	1	1	XIN pin input clock/64
1	0	0	Do not set.
1	0	1	
1	1	0	XIN pin input clock/128
1	1	1	XIN pin input clock/256

■ Serial I/O2 port selection bit (bit 3)

This bit is used to select the functions of the P51/SOUT2 pin and P52/SCLK2 pin.

When this bit is set to “0,” the I/O port P51 and P52 functions are selected. When the bit is set to “1,” the SOUT2 and SCLK2 pin functions for serial I/O2 are selected.

■ $\overline{\text{SRDY2}}$ output enable bit (bit 4)

This bit is used to select the P53/ $\overline{\text{SRDY2}}$ pin function.

When this bit is set to “1,” the I/O port P53 function is selected. When the bit is set to “1,” the $\overline{\text{SRDY2}}$ pin function for serial I/O2 is selected.

■ Transfer direction selection bit (bit 5)

This bit is used to select a transfer direction for serial data of the serial I/O2.

When this bit is set to “0,” LSB first (transfer from the least significant bit) is selected. When the bit is set to “1,” MSB first (transfer from the most significant bit) is selected.

■ Synchronization clock selection bit (bit 6)

This bit is used to select a synchronizing clock of the serial I/O2.

When this bit is set to “0,” an external clock is selected. When the bit is set to “1,” an internal clock is selected.

(2) Serial I/O2 register (SIO2)

A transmit/receive operation is started by writing transfer data into the serial I/O2 register (address 001F₁₆).

Figure 2.6.10 shows the structure of the serial I/O2 register.




Fig. 2.6.10 Structure of serial I/O2 register

APPLICATION

2.6 Serial I/O2


2.6.4 Register setting example

Figure 2.6.11 shows a transmitting method of the serial I/O2, Figure 2.6.12 shows a receiving method of the serial I/O2.

[Notes on use]


- Notes** 1: To use an INT pin or input port for SRDY2 watchdog, set as required.
 2: To use a serial I/O2 interrupt, set in the following sequence.
 3: When no serial I/O2 interrupt is used, omit settings ①, ③, ④, ⑤ and ⑦ below.

① Disable Serial I/O2 interrupt



② Setting of serial I/O2 control register


Selection of serial I/O2, or others



■ : Nothing is allocated


③ One or more instructions (e.g., **NOP**) after ②

④ Set the serial I/O2 interrupt request to "0"



■ : Nothing is allocated

⑤ Enable serial I/O2 interrupt



⑥ Set transmit data to serial I/O2 register SIO2 [Address 1F16]


⑦ Processing of serial I/O2 interrupt

Fig. 2.6.11 Transmitting method of serial I/O2

[Notes on use]


- Notes 1:** When SRDY2 signal output is not used, set the SRDY2 output enable bit (bit 4) to "0" in ② below.
- 2:** In the duplex data transfer mode, write transmit data in ⑥ below.
- 3:** To use a serial I/O2 interrupt, set in the following sequence.
- 4:** When no serial I/O2 interrupt is used, omit settings ①, ③, ④, ⑤ and ⑦ below.

① Disable Serial I/O2 interrupt



② Setting of serial I/O2 control register


Selection of serial I/O2, or others



■ : Nothing is allocated


③ One or more instructions (e.g., **NOP**) after ②

④ Set the serial I/O2 interrupt request to "0"



■ : Nothing is allocated

⑤ Enable serial I/O2 interrupt

⑥ Set dummy data to serial I/O2 register SIO2 [Address 1F16]
(When SRDY2 is used, "L" is output from the P53/SRDY2 pin)

⑦ Processing of serial I/O2 interrupt



Fig. 2.6.12 Receiving method of serial I/O2

APPLICATION

2.6 Serial I/O2

2.6.5 Notes on use

(1) Notes on synchronizing clock selection

Whether an internal clock or an external clock is selected as a serial I/O2 synchronizing clock source, the serial I/O2 interrupt request bit is set to "1" when 8 shift clocks are input.

However, while the shift clocks are input to the serial I/O2 synchronization circuit, the contents of the serial I/O2 register are continuously shifted. For this reason, it is necessary to stop the shift clocks at the time when 8 shift clocks have been input. When an internal clock is selected, the shift clocks are automatically stopped at the time when 8 shift clocks have been input.

When an external clock is selected, control shift clocks externally. As an external clock, satisfy the following conditions when the duty cycle is 50%.

1 MHz or less (1000 ns min.)at VCC = 4.0 V to 5.5 V

500 kHz or less (2000 ns min.)at VCC = 2.5 V to 4.0 V

Furthermore, satisfy the following conditions of both "H" and "L" width when changing the duty cycle.

400 ns or moreat VCC = 4.0 V to 5.5 V

950 ns or moreat VCC = 2.5 V to 4.0 V

(2) Notes on shift clock source switching

When the shift clock of the serial I/O2 has been switched, initialize the serial I/O counter 2 (i.e., write to the serial I/O2 register).

(3) Serial I/O counter 2 initialization when an external clock is selected

When an external clock is selected, initialize the serial I/O counter 2 (i.e., write to the serial I/O2 register) at "H" level of the external clock.

(4) For serial I/O2 interrupts

To use a serial I/O2 interrupt, set according to the following procedure.

①Set the serial I/O2 interrupt enable bit (bit 6 at address 003F16) to "0" with the **CLB** instruction.

②Set a value in the serial I/O2 control register (address 001D16).

③After executing one or more instructions (e.g., **NOP** instruction), set the serial I/O2 interrupt request bit (bit 6 at address 003D16) to "0" with the **CLB** instruction.

④Set the serial I/O2 interrupt enable bit to "1" with the **SEB** instruction.

(5) Restart of communication after stopping it during serial transmission or reception

To restart communication after stopping it during serial I/O2 transmission or reception, execute from writing into the serial I/O2 control register.

2.7 LCD drive control circuit

The 3820 group includes the controller/drivers of Liquid Crystal Display (LCD). This section describes an explanation of LCD control circuit operations, pins, related registers, usage and application examples.

2.7.1 Explanation of operations

(1) LCD drive waveform example

Refer to “**CHAPTER 1 Hardware, LCD drive control circuit.**”

(2) LCD drive timing

The frequency of the internal signal LCDCK and the frame frequency to generate LCD drive timing are as follows.

$$f(\text{LCDCK}) = \frac{\text{Count source frequency for LCDCK}}{\text{Division ratio of LCD circuit divider}}$$

$$\text{Frame frequency} = \frac{f(\text{LCDCK})}{\text{Duty ratio number}}$$

APPLICATION

2.7 LCD drive control circuit

2.7.2 Pins

SEG0–SEG15 are used as pins for LCD display. The pins P30/SEG16–P37/SEG23 and P00/SEG24–P07/SEG31 and P10/SEG32–P17/SEG39 are available as segment output pins (SEG16–SEG39). By switching the corresponding registers, the segment output pin, I/O pin or input pin is selected.

Table 2.7.1 shows the pin function by setting segment output enable register and Table 2.7.2 shows the pin functions by setting the corresponding registers when they are not used as segment output pins.

Table 2.7.1 Pin functions by setting segment output enable register

Pins	Setting		Pin function
	Register	Value	
P30/SEG16 –P37/SEG23	SEG (Address 003816) b0 (Bit 0 of segment output enable register)	1	Segment output
		0	Input port
P00/SEG24, P01/SEG25	SEG (Address 003816) b1 (Bit 1 of segment output enable register)	1	Segment output
		0	I/O port
P02/SEG26– P07/SEG31	SEG (Address 003816) b2 (Bit 2 of segment output enable register)	1	Segment output
		0	I/O port
P10/SEG32, P11/SEG33	SEG (Address 003816) b3 (Bit 3 of segment output enable register)	1	Segment output
		0	I/O port
P12/SEG34	SEG (Address 003816) b4 (Bit 4 of segment output enable register)	1	Segment output
		0	I/O port
P13/SEG35– P17/SEG39	SEG (Address 003816) b5 (Bit 5 of segment output enable register)	1	Segment output
		0	I/O port

Note: When the microcomputer is in the reset state, the I/O or segment output pins are pulled down, so that a “L” level is output from segment-only pins.

Table 2.7.2 Pin functions by setting the corresponding registers when they are not used as segment output pins

Ports	Setting		Pin function
	Register	Value	
P30–P37	PULLA (Address 0016 ₁₆) b3 (Bit 3 of PULL register A)	1	Pull-down pin
		0	No pull-down
P00–P07	P0D (Address 0001 ₁₆) b0 (Bit 0 of port P0 direction register)	1	Output port
		0	Input port
	PULLA (Address 0016 ₁₆) b0 (Bit 0 of PULL register A)	1	Pull-down pin (When being set for the input mode)
		0	No pull-down (When being set for the input mode)
P10–P17	P1D (Address 0003 ₁₆) b0 (Bit 0 of port P1 direction register)	1	Output port
		0	Input port
	PULLA (Address 0016 ₁₆) b1 (Bit 1 of PULL register A)	1	Pull-down pin (When being set for the input mode)
		0	No pull-down (When being set for the input mode)

(1) Segment output pins (SEG0–SEG39)

Up to 40 segment outputs can be selected. Table 2.7.3 shows setting of segment output pins for LCD display.

Table 2.7.3 Setting of segment output pins for LCD display

Pins	Setting
SEG0–SEG15	Segment output-only pin
P30/SEG16– P37/SEG23	Ports P30–P37 are used as segment signal output pins (SEG16–SEG23) by setting bit 0 of the segment output enable register (address 0038 ₁₆) to “1.”
P00/SEG24, P01/SEG25	Ports P00 and P01 are used as segment signal output pins (SEG24, SEG25) by setting bit 1 of the segment output enable register (address 0038 ₁₆) to “1.”
P02/SEG26– P07/SEG31	Ports P02–P07 are used as segment signal output pins (SEG26–SEG31) by setting bit 2 of the segment output enable register (address 0038 ₁₆) to “1.”
P10/SEG32, P11/SEG33	Ports P10 and P11 are used as segment signal output pins (SEG32, SEG33) by setting bit 3 of the segment output enable register (address 0038 ₁₆) to “1.”
P12/SEG34	Port P12 is used as segment signal output pins (SEG34) by setting bit 4 of the segment output enable register (address 0038 ₁₆) to “1.”
P13/SEG35– P17/SEG39	Ports P13–P17 are used as segment signal output pins (SEG35–SEG39) by setting bit 5 of the segment output enable register (address 0038 ₁₆) to “1.”

APPLICATION

2.7 LCD drive control circuit

(2) Ports P0, P1 and P3

When pins P30/SEG16–P37/SEG23, P00/SEG24–P07/SEG31, P10/SEG32–P17/SEG39 are not used as segment outputs, they can be used as input port P3 and as I/O ports P0 and P1.

Table 2.7.4 shows the setting of input port P3 and I/O ports P0, P1.

Table 2.7.4 Setting of input port P3 and I/O ports P0, P1

Ports	Setting
P30–P37	By setting bit 0 of segment output enable register (address 003816) to “0”
P00, P01	By setting bit 1 of segment output enable register (address 003816) to “0”
P02–P07	By setting bit 2 of segment output enable register (address 003816) to “0”
P10, P11	By setting bit 3 of segment output enable register (address 003816) to “0”
P12	By setting bit 4 of segment output enable register (address 003816) to “0”
P13–P17	By setting bit 5 of segment output enable register (address 003816) to “0”

(3) P3, P1 and P0 pull-down pins

When pins P30/SEG16–P37/SEG23, P00/SEG24–P07/SEG31, P10/SEG32–P17/SEG39 are not used as ports, it is possible to exert pull-down control. Table 2.7.5 shows the setting of pull-down pins.

Table 2.7.5 Setting of pull-down pins

Pins	Setting
P30/SEG16– P37/SEG23	By setting bit 0 of the segment output enable register (address 003816) to “0,” then setting bit 3 of PULL register A (address 001616) to “1.”
P00/SEG24– P07/SEG31	By setting bits 1 and 2 of the segment output enable register (address 003816) to “0,” next setting bit 0 of the port P0 direction register (address 000116) to “0,” then setting bit 0 of PULL register A (address 001616) to “1.”
P10/SEG32– P17/SEG39	By setting bits 3 to 5 of the segment output enable register (address 003816) to “0,” next setting bit 1 of the port P1 direction register (address 000316) to “0,” then setting bit 1 of PULL register A (address 001616) to “1.”

2.7.3 Related registers

Figure 2.7.1 shows the memory allocation of LCD display-related registers.




Fig. 2.7.1 Memory allocation of LCD display-related registers

APPLICATION

2.7 LCD drive control circuit

(1) Segment output enable register (address 003816)

The pins P30/SEG16–P37/SEG23, P00/SEG24–P07/SEG31, P10/SEG32–P17/SEG39 can be used as segment output pins by setting bits 0 to 5 of the segment output enable register (address 003816).

The pins corresponding to the bits which are set to “1” among bits 0 to 5 of the segment output enable register (address 003816) are used as segment output pins. The pins corresponding to the bits which are set to “0” are used as I/O ports or input ports.

Figure 2.7.2 shows the structure of the segment output enable register.

Segment output enable register




Fig. 2.7.2 Structure of segment output enable register

(2) LCD mode register (LM)


The LCD mode register (address 0039₁₆) controls various functions of the LCD controller/driver. Figure 2.7.3 shows the structure of the LCD mode register.

- Bits 0, 1 : Duty ratio selection bits
Select a duty ratio number fit for the LCD panel used.
- Bit 2 : Bias control bit
Select a bias value fit for the LCD panel used.
- Bit 3 : LCD enable bit
Turns on and off the LCD. When this bit is set to “1,” the bits which are set to “1” in the LCD display RAM are displayed on the LCD. When this bit is set to “0,” the whole LCD display is turned off.
- Bit 4 : Unused
Always set this bit to “0.”
- Bits 5, 6 : LCD circuit divider division ratio selection bits
These bits are used to select a division ratio for generating the frequency of the LCDCK, which is the clock for the LCD timing controller. Select a division ratio so as to generate LCDCK fit for the LCD panel used.
- Bit 7 : LCDCK count source selection bit
This bit is used to select a count source of the above LCDCK. At transition from the high-speed, middle-speed or low-speed mode to the low-power operation, or others, change the count source as required.

APPLICATION

2.7 LCD drive control circuit

LCD mode register



LCD mode register (LM) [Address 39₁₆]

B	Name	Functions	At reset	R	W
0	Duty ratio selection bits	b1b0 00: Not available 01: 2 (use COM ₀ , COM ₁) 10: 3 (use COM ₀ –COM ₂) 11: 4 (use COM ₀ –COM ₃)	0	○	○
1			0	○	○
2	Bias control bit	0: 1/3 bias 1: 1/2 bias	0	○	○
3	LCD enable bit	0: LCD OFF 1: LCD ON	0	○	○
4	Fix this bit to "0."		0	0	0
5	LCD circuit divider division ratio selection bits (Note 1)	b6b5 00: LCDCK count source 01: 2 division of LCDCK count source 10: 4 division of LCDCK count source 11: 8 division of LCDCK count source	0	○	○
6					
7	LCDCK count source selection bit (Note 2)	0: f(XCIN)/32 1: f(XIN)/8192	0	○	○

Notes 1: Reference values at f(XIN) = 8 MHz

00: 977 Hz

01: 488 Hz

10: 244 Hz

11: 122 Hz

2: LCDCK is a clock for a LCD timing controller.

Fig. 2.7.3 Structure of LCD mode register


(3) Port P0 direction register (P0D)

When it is specified that pins P00/SEG24–P07/SEG31 are used as I/O ports by bits 1 and 2 of the segment output enable register (address 0038₁₆), the setting of the port P0 direction register (address 0001₁₆) is valid.

When bit 0 of the port P0 direction register is set to “1,” port P0 is an output port. When this bit is set to “0,” the port is an input port, so that the setting of bit 0 of the PULL register A (address 0016₁₆) becomes valid. At reset, bit 0 of the port P0 direction register is set to “0.”

Figure 2.7.4 shows the structure of the port P0 direction register.

Port P0 direction register

Port P0 direction register (P0D) [Address 01₁₆]

B	Name	Functions	At reset	R:W
0	Port P0 direction register	0: All bits are input mode 1: All bits are output mode	0	×:○
1 to 7	Nothing is allocated. These bits cannot be written to and be read out.		0	×:×

Fig. 2.7.4 Structure of port P0 direction register

APPLICATION

2.7 LCD drive control circuit

(4) Port P1 direction register (P1D)

When it is specified that pins P10/SEG32–P17/SEG39 are used as I/O ports by bits 3 to 5 of the segment output enable register (address 003816), the setting of the port P1 direction register (address 000316) is valid.

When bit 0 of the port P1 direction register (address 000316) is set to “1,” port P1 is an output port. When this bit is set to “0,” the port is an input port, so that the setting of bit 1 of the PULL register A (address 001616) becomes valid. At reset, bit 0 of the port P1 direction register is set to “0.” Figure 2.7.5 shows the structure of the port P1 direction register.




Fig. 2.7.5 Structure of port P1 direction register

(5) PULL register A (PULLA)

When ports P0, P1 and P3 are set for the input mode, the setting of bits 0, 1 and 3 of the PULL register A (address 0016₁₆) is valid.

The pull-down function of ports P0, P1 and P3 is made effective by setting bits 0, 1 and 3 of the PULL register A to “1.” When ports P0 and P1 are set for output mode by bit 0 of the port P0/P1 direction registers, the setting of the PULL register A is invalid.

Figure 2.7.6 shows the structure of the PULL register A.




Fig. 2.7.6 Structure of PULL register A

APPLICATION

2.7 LCD drive control circuit

2.7.4 Register setting example

Figure 2.7.7 and Figure 2.7.8 show an example of setting registers for LCD display.

[Note on use]

Note : For pulling down ports P0, P1 and P3, refer to “2.7.2 Pins,
(3) Ports P3, P1 and P0 pull-down pins”





Fig. 2.7.7 Example of setting registers for LCD display (1)

Continued from Figure 2.7.7

② Setting of LCD mode register

Select count source, bias, or others

③ Setting display data into the RAM (Address 40₁₆ to 53₁₆) for LCD display

By writing "1" to bits in the RAM for LCD display, the corresponding segments of the LCD panel becomes ready for lighting

Fig. 2.7.8 Example of setting registers for LCD display (2)

APPLICATION

2.7 LCD drive control circuit

2.7.5 Application examples

(1) LCD panel display pattern example

Figure 2.7.9 shows an 8-segment LCD panel display pattern example when the duty ratio number is 4.




Fig. 2.7.9 8-segment LCD panel display pattern example when duty ratio number is 4

(2) LCD panel example

Figure 2.7.10 to Figure 2.7.12 show an LCD panel example and a segment allocation example for it, and an LCD display RAM setting example.




Fig. 2.7.10 LCD panel example




Fig. 2.7.11 Segment allocation example

Bit	7	6	5	4	3	2	1	0	
Address	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0	
004016	,	g	f	e	d	c	b	a	➔ ①
004116	🎯	g	f	e	d	c	b	a	➔ ②
004216	⬆	g	f	e	d	c	b	a	➔ ③
004316	:	g	f	e	d	c	b	a	➔ ④
004416		g	f	e	d	c	b	a	➔ ⑤
004516		g	f	e	d	c	b	a	➔ ⑥
004616	SLOW	AUTO	⚡	🔄	🕒	🕒	PRINT	🔋	➔ ⑦




Fig. 2.7.12 LCD display RAM setting example


APPLICATION

2.7 LCD drive control circuit

(3) Control procedure

Figure 2.7.13 shows the setting of related registers to turn on all the LCD display in Figure 2.7.10, and Figure 2.7.14 shows the control procedure.

- Specifications:**
- Frame frequency = 122 Hz
 - Duty ratio number = 4, Bias value = 1/3
 - Segment output; SEG0 to SEG13 are used.
 - Ports P0 and P1 are set as I/O ports, port P3 is set as input port.



- ※: • $f(LCDCK)$ = Count source frequency for LCDCK/LCD circuit division ratio
 •Frame frequency = $f(LCDCK)/\text{duty ratio number}$
 From the above, the frame frequency at $f(XIN) = 8 \text{ MHz}$ is as follows:

$$\text{Frame frequency } f = \frac{8 \times 10^6}{8192} \times \frac{1}{2} \times \frac{1}{4} \approx 122.070 \text{ Hz}$$

Fig. 2.7.13 Setting of related registers




Fig. 2.7.14 Control procedure

APPLICATION

2.7 LCD drive control circuit

2.7.6 Notes on use

- (1) For transition from the high-speed or the middle-speed mode to the low-power operation of the low-speed mode:

- ① Select oscillation at 32 kHz (CM4 = 1)
- ② Count source for LCDCK; select $f(XCIN)/32$ (LM7 = 0)
- ③ Internal system clock; select XCIN–XCOUT (CM7 = 1)
- ④ Stop main clock XIN–XOUT (CM5 = 1)

In the above order, execute transition. Execute the setting ② after the oscillation at 32 kHz (setting ①) becomes completely stable.

- (2) If the **STP** instruction is executed while the LCD is turned on by setting bit 3 of the LCD mode register to “1,” a DC voltage is applied to the LCD. For this reason, do not execute the **STP** instruction while the LCD is lighting.
- (3) When the LCD is not used, open the segment and the common pins.
Connect VL1–VL3 to VSS.

2.8 Watchdog timer

2.8.1 Explanation of operations

The watchdog timer is a down-count timer consisting of 14 bits (6 high-order bits and 8 low-order bits). Each time a count source is input, a count value is decremented by 1.

The watchdog timer is also available as a 6-bit timer.

(1) Basic operations

① By executing a write instruction to the watchdog timer control register (address 0037₁₆), “3F₁₆” and “FF₁₆” are automatically set in the watchdog timer H and watchdog timer L respectively, with the result that a count operation starts.

A count source can be selected by the watchdog timer H count source selection bit (bit 7 at address 0037₁₆) (Refer to “(2) and (3)” on the next page).

② When a specified count value is counted and the watchdog timer H underflows, an internal reset signal is generated, so that a microcomputer is put into the reset status. Table 2.8.1 shows the program runaway detection time *¹ (maximum) and Figure 2.8.1 shows an internal reset signal output timing diagram.

③ The program starts from the contents of the vector address at reset.

*¹: The time from start of count operation until output of internal reset signal.

Table 2.8.1 Program runaway detection time (maximum)

Detection time (maximum)	
$f(X_{IN}) = 8 \text{ MHz}$	32.768 ms
$f(X_{CIN}) = 32 \text{ kHz}$	8.19 s

When the watchdog timer H count source selection bit is “0.”




Fig. 2.8.1 Internal reset signal output timing

When using the watchdog timer, set by software so that data is written into the watchdog timer control register before the watchdog timer H underflows (within the program runaway detection time shown in Table 2.8.1). If a write instruction has not been executed to the watchdog timer control register because of a program runaway, internal reset occurs, so that the program restores to a normal routine.

APPLICATION

2.8 Watchdog timer

(2) Operations when the 14-bit timer is used (bit 7 of watchdog timer control register = “0”)

- ① By executing a write instruction to the watchdog timer control register, a count operation is started.
- ② The underflow of the watchdog timer L becomes a count source of the watchdog timer H. When the watchdog timer H underflows, a microcomputer is put into reset status.
- ③ The program starts from the contents of the vector address at reset.

(3) Operations when the 6-bit timer is used (bit 7 of watchdog timer control register = “1”)

- ① By executing a write instruction to the watchdog timer control register, a count operation is started.
- ② $f(XIN)/16$ or $f(XCIN)/16$ becomes a count source of the watchdog timer H. When watchdog timer H underflows, a microcomputer is put into the reset status.
- ③ The program starts from the contents of the vector address at reset.

(4) Operations in the stop mode or the wait mode

- When the stop mode is provided by executing the **STP** instruction, the watchdog timer stops its count operation. When the stop mode is released by an interrupt request, the oscillation of a count source is restarted and the watchdog timer restarts its count operation at the same time.
Because the count operation is continued even in the wait time for stop release (about 8000 cycles of $f(XIN)$ or $f(XCIN)$), be careful not to cause watchdog timer H to underflow.
- When the wait mode is provided by executing the **WIT** instruction, the CPU operation stops but the watchdog timer continues to count down.

2.8.2 Related register


The related register is only the watchdog timer control register (address 0037₁₆).

The operation of the watchdog timer is started by executing a write instruction to the watchdog timer control register after reset. The watchdog timer being operated is made ineffective by reset.

When the watchdog timer is not used, do not execute a write instruction to the watchdog timer control register after reset.

Figure 2.8.2 shows the structure of the watchdog timer control register.

Watchdog timer control register



Note: When a value is written to address 37₁₆, the following values are set, so that the watchdog timer starts a count operation.
 Watchdog timer H = "3F₁₆"
 Watchdog timer L = "FF₁₆"

Fig. 2.8.2 Structure of watchdog timer control register

APPLICATION

2.9 Standby function

2.9 Standby function

The 3820 group is provided with a standby function to stop the CPU by software and put the CPU into the low-power operation.

The following two types of standby function are available.

- Stop mode by the **STP** instruction
- Wait mode by the **WIT** instruction

2.9.1 Stop mode

The stop mode is set by executing the **STP** instruction. In the stop mode, the oscillation of both X_{IN} and X_{CIN} stops and the internal clock ϕ stops at the “H” level.

The CPU stops and peripheral units stop operating. As a result, power dissipation is reduced.

(1) State in the stop mode

The stop mode is set by executing the **STP** instruction.*1

In the stop mode, the oscillation of both X_{IN} and X_{CIN} stops, so that all the functions stop, providing a low-power operation.

Table 2.9.1 shows the state in the stop mode.

*1: After setting the LCD enable bit (bit 3) of the LCD mode register to “0,” execute the **STP** instruction.

Table 2.9.1 State in stop mode

Item	State in stop mode
Oscillation	Stop
CPU	Stop
Internal clock ϕ	Stop at “H” level
I/O ports P0–P7	The state where STP instruction is executed is held
Timer, serial I/O, LCD display functions, watchdog timer	Stop

(2) Release of stop mode

The stop mode is released by reset input or by the occurrence of an interrupt request.

There is a difference in restore processing from the stop mode by reset input and by an interrupt request.

■ Restoration by reset input

By holding the “L” input level of the RESET pin in the stop mode for 2 μ s or more, the reset state is set, so that the stop mode is released.

At the time when the stop mode is released, oscillation is started. At this time, the inside of the microcomputer is in the reset state. After the input level of the RESET pin is returned to the “H,” the reset state is released in approximately 8,000 cycles of the XIN input.

The oscillation is unstable at start of oscillation. For this reason, time for stabilizing of oscillation (oscillation stabilizing time) is required. The time to hold the internal reset state is reserved as the oscillation stabilizing time.

Figure 2.9.1 shows the oscillation stabilizing time at restoration by reset input.

At release of the stop mode, the contents of the internal RAM previous to the reset are held.

However, the contents of the CPU register and SFR are not held.

For resetting, refer to “2.10 Reset.”




Fig. 2.9.1 Oscillation stabilizing time at restoration by reset input

APPLICATION

2.9 Standby function

■ Restoration by an interrupt request

The occurrence of an interrupt request in the stop mode releases the stop mode. As a result, oscillation is resumed. The interrupt requests available for restoration are:

- INT0–INT3
- Serial I/O1 transmit/receive and serial I/O2 using an external clock
- Timer X/Y using an external clock
- Key input (key-on wake up)

However, to use the above interrupt requests for restoration from the stop mode, after setting the following, execute the **STP** instruction in order to enable the interrupt request to be used.

[Necessary register setting]

- ① Interrupt disable flag I = “0” (interrupts enabled)
- ② Both timers 1 and 2 interrupt enable bits = “0” (interrupts disabled)
- ③ Interrupt request bit of the interrupt source to be used for restoration = “0” (no interrupt request issued)
- ④ Interrupt enable bit of the interrupt source to be used for restoration = “1” (interrupts enabled)

For interrupts, refer to “2.2 Interrupts.”

The oscillation is unstable at start of oscillation. For this reason, time for stabilizing of oscillation (oscillation stabilizing time) is required. At restoration by an interrupt request, the time to wait for supplying the internal clock ϕ to the CPU is automatically generated*1 by timers 1*2 and 2.*2 This wait time is reserved as the oscillation stabilizing time on the system clock side.

Figure 2.9.2 shows an execution sequence example at restoration by the occurrence of an INT0 interrupt request.


*1: At restoration from the stop mode, all bits except bit 4 of the timer 123 mode register (address 002916) are set to “0.”

As a count source of the timer 1, an $f(XIN)/16$ or $f(XCIN)/16$ clock is selected. As a count source of the timer 2, the timer 1 underflow is selected.

Immediately after the oscillation is started, the count source is supplied to the timer 1 counter, so that a count operation is started. The supplying the internal clock ϕ to the CPU is started at the timer 2 underflow.

*2: When the **STP** instruction is executed, “FF16” and “0116” are automatically set in the timer 1 counter/latch and timer 2 counter/latch respectively.

● When restoring from stop mode by using INT0 interrupt (rising edge selected)



Note: As a count source, $f(XIN)/16$ or $f(XCIN)/16$ is input. Either $f(XIN)/16$ or $f(XCIN)/16$ is selected by bit 7 of CPU mode register.

Fig. 2.9.2 Execution sequence example at restoration by occurrence of INT0 interrupt request

APPLICATION

2.9 Standby function

(3) Notes on using the stop mode

■Release sources

The release sources of the stop mode are shown below.

- Reset input
- INT0–INT3 interrupts
- Serial I/O1 transmit/receive and serial I/O2 interrupts using an external clock
- Timers X/Y interrupts using an external clock
- Key input interrupt (key-on wake up)

Each INT pin (INT0, INT1, INT2, INT3) is also used as ports P42, P43, P57 or P60 and each key input pin is also used as port P2. To use INT0 to INT3 interrupts, after setting the corresponding bits of the following direction registers to “0” to set them for the input mode, execute the **STP** instruction.

- Port P2 direction register (address 0005₁₆)
- Port P4 direction register (address 0009₁₆)
- Port P5 direction register (address 000B₁₆)
- Port P6 direction register (address 000D₁₆)

■Register setting

To use the above interrupt requests for restoration from the stop mode, after setting the following, execute the **STP** instruction in order to enable the interrupt request to be used.

[Necessary register setting]

- ① Interrupt disable flag I = “0” (interrupts enabled)
- ② Both timers 1 and 2 interrupt enable bits = “0” (interrupts disabled)
- ③ Interrupt request bit of the interrupt source to be used for restoration = “0” (no interrupt request issued)
- ④ Interrupt enable bit of the interrupt source to be used for restoration = “1” (interrupts enabled)

•At restoration from the stop mode, the values of the timers 1, 2 and 123 mode registers are automatically rewritten. Accordingly, set each of them again.

•To prevent a DC voltage from being applied to the LCD, after setting the LCD enable bit (bit 3) of the LCD mode register to “0,” execute the **STP** instruction.

•Write to the watchdog timer control register (address 0037₁₆) before the **STP** instruction execution. If the **STP** instruction is executed without writing, an internal reset may occur.

■Clock after restoration

After restoration from the stop mode by an interrupt request, the contents of the CPU mode register previous to the **STP** instruction execution are held. Accordingly, when both XIN and XCIN were oscillating before execution of the **STP** instruction, the oscillation of both XIN and XCIN is resumed at restoration from the stop mode by an interrupt request.

In the above case, when the XIN side is set as a system clock, the oscillation stabilizing time for approximately 8,000 cycles of the XIN input is reserved at restoration from the stop mode.

At this time, note that the oscillation on the XCIN side may not be stabilized even after the lapse of the oscillation stabilizing time (of the XIN side).

2.9.2 Wait mode

The wait mode is set by execution of the **WIT** instruction. In the wait mode, the oscillation is continued, but the internal clock ϕ stops at the “H” level.

Since the oscillation is continued regardless of the CPU stop, the peripheral units operate.

(1) States in the wait mode

By executing the **WIT** instruction, the wait mode is set.

In the wait mode, the internal clock ϕ which is supplied to the CPU stops at the “H” level. The continuation of oscillation permits clock supply to the peripheral units.

Table 2.9.2 shows the state in the wait mode.

Table 2.9.2 State in wait mode

Item	State in wait mode
Oscillation	Operating
CPU	Stop
Internal clock ϕ	Stop at “H” level
I/O ports P0–P7	The state where WIT instruction is executed is held.
Timer, serial I/O, LCD display functions, watchdog timer	Operating

APPLICATION

2.9 Standby function

(2) Release of wait mode

The wait mode is released by reset input or by the occurrence of an interrupt request.

There is a difference in restore processing from the wait mode by use of reset input and by use of an interrupt request.

In the wait mode, oscillation is continued, so an instruction can be executed immediately after the wait mode is released.

■ Restoration by reset input

The reset state is provided by holding the input level of the $\overline{\text{RESET}}$ pin at "L" for $2\ \mu\text{s}$ or more in the wait mode. As a result, the wait mode is released.

At the time when the wait mode is released, the supplying the internal clock ϕ to the CPU is started. The reset state is released in approximately 8,000 cycles of the X_{IN} input after the input of the $\overline{\text{RESET}}$ pin is returned to the "H" level.

At release of the wait mode, the contents of the internal RAM previous to the reset are held. However, the contents of the CPU mode register and SFR are not held.

Figure 2.9.3 shows the reset input time.

For reset, refer to "2.10 Reset."




Fig. 2.9.3 Reset input time

■ Restoration by an interrupt request

In the wait mode, the occurrence of an interrupt request releases the wait mode and the supplying the internal clock ϕ to the CPU is started. At the same time, the interrupt request used for restoration is accepted, so the interrupt processing routine is executed.

However, to use an interrupt for restoration from the wait mode, after setting the following, execute the **WIT** instruction in order to enable the interrupt to be used.

[Necessary register setting]

- ① Interrupt disable flag I = "0" (interrupts enabled)
- ② Interrupt request bit of the interrupt source to be used for restoration = "0" (no interrupt request issued)
- ③ Interrupt enable bit of the interrupt source to be used for restoration = "1" (interrupts enabled)

For interrupts, refer to "2.2 Interrupts."

(3) Notes on the wait mode

■ Restoration by INT0 to INT3 interrupt requests

Each INT pin (INT0, INT1, INT2, INT3) is also used as ports P42, P43, P57 or P60 and each key input pin is also used as port P2. To use INT0 to INT3 interrupts, set the corresponding bits of the following direction registers to "0" for setting the input mode. And then, execute the **WIT** instruction.

- Port P2 direction register (address 000516)
- Port P4 direction register (address 000916)
- Port P5 direction register (address 000B16)
- Port P6 direction register (address 000D16)

■ Restoration by key input interrupt request

The pins for a key input interrupt is also used as port P2. To use a key input interrupt, set the corresponding bits of the port P2 direction register (address 000516) to "0" for setting the input mode. And then, execute the **WIT** instruction.

■ Register setting

To use the above interrupt requests for restoration from the stop mode, after setting the following, execute the **WIT** instruction in order to enable the interrupt request to be used.

[Necessary register setting]

- ① Interrupt disable flag I = "0" (interrupts enabled)
- ② Interrupt request bit of the interrupt source to be used for restoration = "0" (no interrupts request issued)
- ③ Interrupt enable bit of the interrupt source to be used for restoration = "1" (interrupts enabled)

■ Operation of the watchdog timer

The watchdog timer continues to count down in the wait mode. The CPU stops in the wait mode, however, the watchdog timer cannot be written by software.


As a result, an internal reset occurs at an underflow of the watchdog timer, the wait mode is released automatically.

APPLICATION

2.9 Standby function

2.9.3 State transitions of internal clock ϕ

Figure 2.9.4 shows the state transitions of the internal clock ϕ when the standby function is used.



- Notes 1:** Switch the mode by the allows shown between the mode blocks. (Do not switch between the mode directly without an allow.)
- 2:** The all modes can be switched to the stop mode or the wait mode and returned to the source mode when the stop mode or the wait mode is released.
- 3:** Timer and LCD operate in the wait mode.
- 4:** In middle-/high-speed mode, when the stop mode is released, a delay of approximately 1 ms occurs automatically by timer 1 and timer 2.
- 5:** In low-speed mode, when the stop mode is released, a delay of approximately 0.25 s occurs automatically by timer 1 and timer 2.
- 6:** Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to the middle-/high-speed mode.
- 7:** The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. ϕ indicates the internal clock.

Fig. 2.9.4 State transitions of internal clock ϕ

2.10 Reset

The internal reset state is provided by applying a “L” level to the $\overline{\text{RESET}}$ pin. After that, the reset state is released by applying a “H” level to the $\overline{\text{RESET}}$ pin, so that the program is executed in the middle-speed mode starting from the contents at the reset vector address.

2.10.1 Explanation of operations

Figure 2.10.1 shows the internal reset state hold/release timing.




Fig. 2.10.1 Internal reset state hold/release timing

APPLICATION

2.10 Reset

The reset state is provided by applying a “L” level to the RESET pin at power source voltage of 2.5 V to 5.5 V. Allow 2 μ s or more as “L” level applying time.

By applying a “H” level to the RESET pin in the internal reset state, the timers and their count source shown in Table 2.10.1 is automatically set. After that, the internal reset state is released by the timer 2 underflow.

After applying “H” level, only the main clock oscillates in the middle-speed mode regardless of the oscillation state previous to internal resetting. The XCIN pin on the sub-clock side becomes the input port.

After the internal reset state is released, the program is run from the address determined with the contents (high-order address) at address FFFD₁₆ and the contents (low-order address) at address FFFC₁₆.

Figure 2.10.2 shows the internal processing sequence immediately after reset release.

Table 2.10.1 Timers 1 and 2 at reset

Item	Timer 1	Timer 2
Value	FF ₁₆	01 ₁₆
Count source	f (XIN)/16	Timer 1 underflow




Fig. 2.10.2 Internal processing sequence immediately after reset release

2.10.2 Internal state of the microcomputer immediately after reset release

Figure 2.9.3 shows the internal state of the microcomputer immediately after reset release.

The contents of all other registers except registers in Figure 2.10.3 and internal RAM are undefined at poweron reset.

	Address	b7	Contents of register								b1
Port P0 direction register	0001 ₁₆	00 ₁₆									
Port P1 direction register	0003 ₁₆	00 ₁₆									
Port P2 direction register	0005 ₁₆	00 ₁₆									
Port P4 direction register	0009 ₁₆	00 ₁₆									
Port P5 direction register	000B ₁₆	00 ₁₆									
Port P6 direction register	000D ₁₆	00 ₁₆									
Port P7 direction register	000F ₁₆	00 ₁₆									
PULL register A	0016 ₁₆	0	0	0	0	1	0	1	1		
PULL register B	0017 ₁₆	00 ₁₆									
Serial I/O1 status register	0019 ₁₆	1	0	0	0	0	0	0	0		
Serial I/O1 control register	001A ₁₆	00 ₁₆									
UART control register	001B ₁₆	1	1	1	0	0	0	0	0		
Serial I/O2 control register	001D ₁₆	00 ₁₆									
Timer X (low-order)	0020 ₁₆	FF ₁₆									
Timer X (high-order)	0021 ₁₆	FF ₁₆									
Timer Y (low-order)	0022 ₁₆	FF ₁₆									
Timer Y (high-order)	0023 ₁₆	FF ₁₆									
Timer 1	0024 ₁₆	FF ₁₆									
Timer 2	0025 ₁₆	01 ₁₆									
Timer 3	0026 ₁₆	FF ₁₆									
Timer X mode register	0027 ₁₆	00 ₁₆									
Timer Y mode register	0028 ₁₆	00 ₁₆									
Timer 123 mode register	0029 ₁₆	00 ₁₆									
φ output control register	002A ₁₆	00 ₁₆									
Watchdog timer control register	0037 ₁₆	0	1	1	1	1	1	1	1		
Segment output enable register	0038 ₁₆	00 ₁₆									
LCD mode register	0039 ₁₆	00 ₁₆									
Interrupt edge selection register	003A ₁₆	00 ₁₆									
CPU mode register	003B ₁₆	0	1	0	0	1	0	0	0		
Interrupt request register 1	003C ₁₆	00 ₁₆									
Interrupt request register 2	003D ₁₆	00 ₁₆									
Interrupt control register 1	003E ₁₆	00 ₁₆									
Interrupt control register 2	003F ₁₆	00 ₁₆									
Processor status register	(PS)	X	X	X	X	X	1	X	X		
Program counter	(PCH)	Contents of address FFFD ₁₆									
	(PCL)	Contents of address FFFC ₁₆									

Notes X : Undefined

The contents of all other registers and internal RAM are undefined at poweron reset, so they must be initialized by software.

Fig. 2.10.3 Internal state of microcomputer immediately after reset release

APPLICATION

2.10 Reset

2.10.3 Reset circuit

Design a configuration of the reset circuit so that the reset input voltage may be 0.5 V or less at the time when the power source voltage passes 2.5 V.

Figure 2.10.4 shows the poweron reset conditions and Figure 2.10.5 shows poweron reset circuit examples.




Fig. 2.10.4 Poweron reset conditions




Fig. 2.10.5 Poweron reset circuit examples

2.10.4 Notes on the RESET pin

In case where the reset signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following:

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to check the operation of application products on the user side.

REASON

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

APPLICATION

2.11 Oscillation circuit

2.11 Oscillation circuit

2.11.1 Oscillation circuit

Two oscillation circuits are included to obtain clocks required for operations.

- XIN–XOUT oscillation circuit.....Main clock (XIN input) oscillation circuit
- XCIN–XCOUT oscillation circuit.....Sub-clock (XCIN input) oscillation circuit

A clock*¹ obtained by dividing the frequency input to the clock input pins XIN or XCIN is an internal clock ϕ . The internal clock ϕ is used as a standard for operations.

*1: The internal clock ϕ varies with modes.

- High-speed modeFrequency input to the XIN pin/2
- Middle-speed modeFrequency input to the XIN pin/8
- Low-speed modeFrequency input to the XCIN pin/2

(1) Oscillation circuit using ceramic resonators

Figure 2.11.1 shows an oscillation circuit example using ceramic resonators. As shown in the figure, an oscillation circuit can be formed by connecting a ceramic resonator or a quartz-crystal oscillator between the pins XIN and the XOUT and between the pins XCIN and XCOUT. As the XIN–XOUT oscillation circuit includes a feedback resistor, an external resistor is omissible.

As the XCIN–XCOUT oscillation circuit does not include any feedback resistor, connect a feedback resistor externally.

Regarding circuit constants for R_f , R_d , C_{IN} , C_{OUT} , C_{CIN} and C_{COUT} , ask the resonator manufacturer for information, and set the values recommended by the resonator manufacturer.




Fig. 2.11.1 Oscillation circuit example using ceramic resonators

(2) External clock input circuit

An external clock can also be supplied to the main clock oscillation circuit.

Figure 2.11.2 shows an external clock input circuit example. As an external clock to be input to the XIN pin, use a pulse signal with a duty ratio of 50%. At this time, open the XOUT pin.

Any clock externally generated cannot be input to the XCIN pin directly. Cause oscillation with an external ceramic resonator.




Fig. 2.11.2 External clock input circuit example

APPLICATION

2.11 Oscillation circuit

2.11.2 Internal clock ϕ

The internal clock ϕ is the standard for operations.

(1) Clock generating circuit

The clock generating circuit controls the oscillation of the oscillation circuit. The generated clock (internal clock ϕ) is supplied to the CPU and peripheral units.

Figure 2.11.3 shows the clock generating circuit block diagram. Oscillation can be stopped and resumed by the clock generating circuit.




Fig. 2.11.3 Clock generating circuit block diagram


(2) Clock output function

The internal clock ϕ can be output from the ϕ pin by setting the ϕ output control bit (bit 0) of the ϕ output control register (address 002A16) to "1."

The ϕ pin is also used as port P41. Accordingly, to use it as an ϕ pin, set bit 1 of the port P4 direction register to "1."

Figure 2.11.4 shows the structure of the ϕ output control register.

ϕ output control register



ϕ output control register (CKOUT) [Address 2A16]

B	Name	Functions	At reset	R	W
0	ϕ output control bit	0: Port function 1: ϕ clock output (Port direction register = "1")	0	○	○
1 to 7	Nothing is allocated. These bits cannot be written to and are fixed to "0" at reading.		0	0	×

Fig. 2.11.4 Structure of ϕ output control register

APPLICATION

2.11 Oscillation circuit

2.11.3 Oscillating operation

The start and stop sources for oscillating operation are described below.

(1) Oscillating operation

At reset release, the middle-speed mode is provided. At this time, only the main clock oscillates and the XCIN and XCOU pins function as I/O ports.

To use the sub-clock, set the P70, P71 pull-up (bit 4) of the PULL register A (address 001616) to "0" and disconnect each pull-up resistor of the XCIN and XCOU pins.

■Middle-speed mode

The internal clock ϕ after reset release is obtained by dividing $f(XIN)$ by 8 ($f(XIN)$ is the frequency which is input to the XIN pin).

When changing to the high-speed mode:

Set the main clock division ratio selection bit (bit 6) of the CPU mode register (address 003B16) to "0."

When changing to the low-speed mode:

Change the mode according to the following procedure.

- ① Set the port Xc switch bit (bit 4) of the CPU mode register to "1."
- ② Generate the oscillation stabilizing time of XCIN input by software.
- ③ Set the internal system clock selection bit (bit 7) of the CPU mode register to "1."

■High-speed mode

The clock obtained by dividing $f(XIN)$ by 2 is an internal clock ϕ .

When changing to the middle-speed mode:

Set the main clock division ratio selection bit (bit 6) of the CPU mode register to "1."

When changing to the low-speed mode:

Change the mode according to the following procedure.

- ① Set the port Xc switch bit (bit 4) of the CPU mode register to "1."
- ② Generate the oscillation stabilizing time of XCIN input by software.
- ③ Set the internal system clock selection bit (bit 7) of the CPU mode register to "1."

■ Low-speed mode

The clock obtained by dividing the frequency $f(X_{CIN})$ input to the X_{CIN} pin by 2 is an internal clock ϕ . In the low-speed mode, the oscillation of the main clock is stopped by setting the main clock (X_{IN} – X_{OUT}) stop bit to “1,” so that the low-power operation can be attained.

When changing to the middle- or high-speed modes:

Change the mode according to the following procedure.

- ① Set the main clock (X_{IN} – X_{OUT}) stop bit (bit 5) of the CPU mode register to “0.”
- ② Generate the oscillation stabilizing time of X_{IN} input by software.
- ③ Set the internal system clock selection bit (bit 7) of the CPU mode register to “0.”
- ④ Specify the main clock division ratio selection bit (bit 6) of the CPU mode register.

Notes 1: Make a mode change from the middle- or high-speed modes to the low-speed mode after the oscillation of both the main clock and the sub-clock is stabilized (for oscillation stabilizing time, ask the resonator manufacturer for information).

2: For the sub-clock, the stabilizing of oscillation requires much time. When making a change from the middle-speed or high-speed modes to the stop mode and then making a return from the stop mode while the sub-clock oscillates, the oscillation of the sub-clock is not yet stabilized even when the main clock has become stable and the CPU has been restored.

3: For a mode change, set to $f(X_{IN}) > f(X_{CIN}) \times 3$.

(2) Oscillating operation in the stop mode

After the stop mode is provided by executing the **STP** instruction, every oscillation stops and the internal clock ϕ stops at the “H” level. At the time when restoration is made from the stop mode by reset input or by the occurrence of an interrupt request for restoration, oscillation starts.

For the details of the stop mode, refer to “**2.9.1 Stop mode.**”

(3) Oscillating operation in the wait mode

After the wait mode is provided by executing the **WIT** instruction, the internal clock ϕ supplied to the CPU stops at the “H” level. As oscillation is continued, the supply of internal clock ϕ to the peripheral units is continued.


At the time when restoration is made from the wait mode by reset input or by the occurrence of an interrupt request for restoration, the supply of internal clock ϕ to the CPU starts. For the details of the wait mode, refer to “**2.9.2 Wait mode.**”

APPLICATION

2.11 Oscillation circuit

(4) State transitions of internal clock ϕ

Figure 2.11.5 shows the state transitions of the internal clock ϕ .



- Notes**
- 1: Switch the mode by the allows shown between the mode blocks. (Do not switch between the mode directly without an allow.)
 - 2: The all modes can be switched to the stop mode or the wait mode and returned to the source mode when the stop mode or the wait mode is released.
 - 3: Timer and LCD operate in the wait mode.
 - 4: In middle-/high-speed mode, when the stop mode is released, a delay of approximately 1 ms occurs automatically by timer 1 and timer 2.
 - 5: In low-speed mode, when the stop mode is released, a delay of approximately 0.25 s occurs automatically by timer 1 and timer 2.
 - 6: Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to the middle-/high-speed mode.
 - 7: The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. ϕ indicates the internal clock.

Fig. 2.11.5 State transitions of internal clock ϕ

2.11.4 Oscillation stabilizing time

In the oscillating circuit using ceramic resonators, the oscillation is unstable for a certain time when the oscillation of the resonators starts.

The time required for stabilizing of oscillation is called oscillation stabilizing time.

An appropriate oscillation stabilizing time is required in accordance with the conditions of the oscillation circuit in use. For oscillation stabilizing time, ask the resonator manufacturer for information.

(1) Oscillation stabilizing time at poweron

In the oscillating circuit using ceramic resonators, oscillation is unstable for a certain time immediately after poweron. At reset release, the oscillation stabilizing time for approximately 8,000 cycles of XIN input is automatically generated.

Figure 2.11.6 shows the oscillation stabilizing time at poweron.




Fig. 2.11.6 Oscillation stabilizing time at poweron

APPLICATION

2.11 Oscillation circuit

(2) Oscillation stabilizing time at restoration from the stop mode

In the stop mode, oscillation stops.

When restoration is made from the stop mode by reset input or an interrupt request, the oscillation stabilizing time for approximately 8,000 cycles of XIN input or XCIN input is automatically generated as at poweron.

At restoration made by reset, XIN input is a clock source of oscillation stabilizing time.

At restoration made by an interrupt request, either XIN input or XCIN input set as a system clock immediately before execution of the **STP** instruction becomes a count source of oscillation stabilizing time.

When XIN input is a system clock, the oscillation stabilizing time at restoration becomes approximately 8,000 cycles of XIN input. However, note that the oscillation on the XCIN side may not be stable even after the lapse of this oscillation stabilizing time.

For the details of the stop mode, refer to “2.9.1 Stop mode.”

(3) Oscillation stabilizing time at reoscillation of XIN

When starting the oscillation of XIN which was stopped by setting the main clock (XIN–XOUT) stop bit of the CPU mode register to “1,” set this bit to “0.” At this time, generate oscillation stabilizing time by software.

Figure 2.11.7 shows the oscillation stabilizing time at reoscillation of XIN.




Fig. 2.11.7 Oscillation stabilizing time at reoscillation of XIN



CHAPTER 3

APPENDIX

- 3.1 Built-in PROM version
- 3.2 Countermeasures against noise
- 3.3 Control registers
- 3.4 List of instruction codes
- 3.5 Machine instructions
- 3.6 Mask ROM ordering method
- 3.7 Mark specification form
- 3.8 Package outlines
- 3.9 SFR allocation
- 3.10 Pin configuration

APPENDIX

3.1 Built-in PROM version

3.1 Built-in PROM version

In contrast with the mask ROM version, the microcomputer with a built-in programmable ROM is called the built-in programmable ROM version (referred as “the built-in PROM version”).

The following two types of built-in PROM version are available.

- EPROM version.....The contents of the built-in EPROM version can be written, deleted and rewritten.
- One Time PROM version.....The contents of the built-in PROM can be written only once and cannot be deleted and rewritten.

The EPROM version has the function of the One Time PROM version and also permits deleting and rewriting the contents of the PROM.

3.1.1 Product expansion

Table 3.1.1 shows the product expansion of the built-in PROM version.

Table 3.1.1 Product expansion of built-in PROM version

Product	PROM	RAM	Package	Programming adapter	Remarks
M38203E4-XXXFP	One Time PROM 16384 bytes (16254 bytes)	512 bytes	80P6N-A*1	PCA4738F-80A	Shipped after programming and inspection at plant
M38203E4FP					Shipped in blank*5
M38203E4-XXXGP			80P6S-A*2	PCA4738G-80	Shipped after programming and inspection at plant
M38203E4GP					Shipped in blank*5
M38203E4-XXXHP			80P6D-A*3	PCA4738H-80	Shipped after programming and inspection at plant
M38203E4HP					Shipped in blank*5
M38203E4FS	EPROM 16384 bytes (16254 bytes)		80D0*4	PCA4738L-80A	EPROM version
M38207E8-XXXFP	One Time PROM 32768 bytes (32638 bytes)	1024 bytes	80P6N-A*1	PCA4738F-80A	Shipped after programming and inspection at plant
M38207E8FP					Shipped in blank*5
M38207E8-XXXGP			80P6S-A*2	PCA4738G-80	Shipped after programming and inspection at plant
M38207E8GP					Shipped in blank*5
M38207E8-XXXHP			80P6D-A*3	PCA4738H-80	Shipped after programming and inspection at plant
M38207E8HP					Shipped in blank*5
M38207E8FS	EPROM 32768 bytes (32638 bytes)		80D0*4	PCA4738L-80A	EPROM version

*1 80P6N-A : 0.8 mm-pitch plastic molded QFP

*2 80P6S-A : 0.65 mm-pitch plastic molded QFP

*3 80P6D-A : 0.5 mm-pitch plastic molded QFP

*4 80D0 : 0.8 mm-pitch ceramic LCC

*5 Shipped in blank: The product is shipped without writing any data in the built-in PROM

Note: The number in parentheses denotes a user ROM capacity.

APPENDIX

3.1 Built-in PROM version

3.1.2 Performance overview

Table 3.1.2 shows a performance overview of the built-in PROM version.

The performance of the built-in PROM version is the same as that of the mask ROM version with the exception that the PROM is built in.

Table 3.1.2 Performance overview of built-in PROM version

Parameter		Performance	
Basic instructions		71	
Instruction execution time		0.5 μ s (minimum instructions at 8MHz oscillation frequency)	
Memory sizes	PROM	M38203E4	16384 bytes (user ROM capacity; 16254 bytes)
		M38207E8	32768 bytes (user ROM capacity; 32638 bytes)
	RAM	M38203E4	512 bytes
		M38207E8	1024 bytes
Programmable I/O ports		43	
Oscillation frequency	Main clock f(XIN)	8 MHz (maximum)	
	Sub-clock f(XCIN)	32 kHz (standard) to 50 kHz (maximum)	
Interrupts		16 sources, 16 vectors (includes key input interrupt)	
Timers		8-bit \times 3	
		16-bit \times 2	
Serial I/O1		8-bit \times 1 (operable in clock synchronous mode and UART mode)	
Serial I/O2		8-bit \times 1 (operable only in clock synchronous mode)	
LCD (Liquid Crystal Display) drive control functions	Bias	Select 1/2 or 1/3	
	Duty ratio	Select duty ratio value of 2, 3, or 4	
	Segment output	40 (maximum)	
	Common output	4 (maximum)	
Watchdog timer		14-bit \times 1	
ϕ clock output function		1-bit output	
Clock generating circuit		2 built-in circuits (connect an external ceramic resonator or an external quartz-crystal oscillator)	
Power source voltage		2.5 V (minimum) to 5.0 V (standard) to 5.5 V (maximum) *4.0 V (minimum) in high-speed mode. However, at f(XIN) = (4 \times VCC – 8) MHz, 2.5 V to 4.0 V is possible.	
Power dissipation	High-speed mode	32 mW (at 8 MHz oscillation frequency, VCC = 5 V)	
	Low-speed mode	0.045 mW (at 32 kHz oscillation frequency, VCC = 3 V)	
Operating temperature range		–20 $^{\circ}$ C to 85 $^{\circ}$ C	
Device structure		CMOS silicon gate	
Packages	EPROM version	80D0 (0.8 mm-pitch ceramic LCC)	
	One Time PROM version	80P6N-A (0.8 mm-pitch plastic mold QFP)	
		80P6S-A (0.65 mm-pitch plastic mold QFP)	
		80P6D-A (0.5 mm-pitch plastic mold QFP)	

Note: The parts enclosed by thick line denotes performance peculiar to the PROM version.

3.1 Built-in PROM version

3.1.3 Pin configuration

The pin configuration of the built-in PROM version is the same as that of the mask ROM version. Figure 3.1.1 shows the pin configuration of the EPROM version.




Fig. 3.1.1 Pin configuration of EPROM version (top view)

APPENDIX

3.1 Built-in PROM version

Figure 3.1.2 and Figure 3.1.3 show the pin configurations of the One Time PROM version.




Fig. 3.1.2 Pin configuration of One Time PROM version (top view) (1)





Fig. 3.1.3 Pin configuration of One Time PROM version (top view) (2)

APPENDIX

3.1 Built-in PROM version

3.1.4 Functional block diagram

Figure 3.1.4 shows the functional block diagram of the built-in PROM version.



Note : Pin numbers are for package type 80P6N-A.

Fig. 3.1.4 Functional block diagram of built-in PROM version

3.1.5 Notes on use

Notes on using the built-in PROM version are described below.

(1) All products of built-in PROM version

■Notes on programming

- When programming the contents of the PROM, use the dedicated programming adapter. This permits programming with a general-purpose PROM programmer.

At that time, set all of SW1, SW2 and SW3 in the above programming adapter to "OFF."

- As a high voltage is used for programming, be careful not to apply overvoltage to pins. Special care must be exercised at poweron.

■Notes on reading

When reading out the contents of the PROM, use the dedicated programming adapter as in programming. This permits reading out with a general-purpose PROM programmer.

At that time, set all of SW1, SW2 and SW3 in the programmer to "OFF."

■Notes on using port P40

When using port P40 as an input port in the One Time PROM/EPROM version, connect a resistors of several k Ω externally to port P40 in series. If this pin is not used, connect a resistor of several k Ω externally to Vss in series (for improvement of the value withstand noise operation failure).

For details, refer to "**3.2 Countermeasures against noise, 3.2.1 Shortest wiring length, (3) Wiring to the VPP pin of the One Time PROM version and the EPROM version.**"

(2) EPROM Version

■Notes on deleting

- Sunlight and fluorescent lamps include light which may delete programmed information. For use in the read mode, cover the transparent glass part of the delete window with a seal or others.

- The seal to cover the transparent glass part is prepared by us.

This seal is metallic (aluminium) for reasons of prevention of information-deleting light and toughness. Be careful not to bring this seal into contact with lead pins of the microcomputer.

- Before deleting information, clean the transparent glass. Finger marks and seal paste may block ultraviolet rays and effect delete characteristics.

■Notes on mounting

- To mount the EPROM version for a purpose other than evaluation, use a suitable mounting socket. When mounting a ceramic package on the socket, fix it securely with silicone resin.

APPENDIX

3.1 Built-in PROM version

(3) One Time PROM version

- Notes on setting the PROM programmer area
 - For products shipped in blank, access to the first 128 bytes and addresses FFFE₁₆ and FFFF₁₆ in the built-in PROM user area is inhibited.
Note the above point when setting the PROM programmer area.
- Notes before actual use

The programming test and screening for PROM of the One Time PROM version (shipped in blank) are not performed in the assembly process and the following processes. To ensure reliability after programming, performing programming and test according to the Figure 3.1.5 before actual use are recommended.




Fig. 3.1.5 Programming and testing of One Time PROM version (shipped in blank)

3.2 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

3.2.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Wiring for the reset input pin

Make the length of wiring which is connected to the RESET input pin as short as possible. Especially, connect a capacitor across the RESET input pin and the Vss pin with the shortest possible wiring (within 20 mm).

Reason

The reset works to initialize the internal state of a microcomputer.

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 3.2.1 Wiring for the RESET input pin

(2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.




Fig. 3.2.2 Wiring for clock I/O pins

APPENDIX

3.2 Countermeasures against noise

Reason

A microcomputer's operation synchronizes with a clock generated by the oscillator (circuit). If noise enters clock

I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(3) Wiring to the VPP pin of the One Time PROM version and the EPROM version

<When the Vss pin is also used as any other pin than the CNVss*1 >

- Make the length of wiring which is connected to the VPP pin as short as possible.
- Connect an approximately 5 kΩ resistor to the VPP pin in serial (refer to **Figure 3.2.3**).

*1 When a microcomputer does not have the CNVss pin, the VPP pin is also as the input pin adjacent to the RESET input pin.

Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.

3.2.2 Connection of a bypass capacitor across the Vss line and the Vcc line

Connect an approximately 0.1 μF bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.




Fig. 3.2.3 Wiring for the VPP pin of the One Time PROM and the EPROM version




Fig. 3.2.4 Bypass capacitor across the Vss line and the Vcc line

3.2 Countermeasures against noise

3.2.3 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Installing an oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig. 3.2.5 Wiring for a large current signal line

3.2.4 Installing an oscillator away from signal lines where potential levels change frequently

Install an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 3.2.6 Wiring to a signal line where potential levels change frequently

APPENDIX

3.2 Countermeasures against noise

3.2.5 Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.

Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.




Fig. 3.2.7 Vss pattern on the underside of an oscillator

3.2.6 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100 Ω or more to an I/O port in series.

<Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its data register at fixed periods.
- Rewrite data to direction registers and pull-up control registers (only the product having it) at fixed periods.




Fig. 3.2.8 Setup for I/O ports

When a direction register is set for input port again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.

3.2 Countermeasures against noise

3.2.7 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

- Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$N+1 \geq (\text{Counts of interrupt processing executed in each main routine})$

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following cases:
 - ①If the SWDT contents do not change after interrupt processing
 - ②If the changed SWDT contents are abnormal (In Figure 3.2.9, the main routine determines that the interrupt processing routine has failed only if the SWDT contents do not change).

<The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
 - ①If the SWDT contents are not initialized to the initial value N but continued to decrement and if they exceed the limit (and reach 0 or less)




Fig. 3.2.9 Watchdog timer by software

APPENDIX

3.3 Control registers

3.3 Control registers

Port P0 direction register, port P1 direction register





Fig. 3.3.1 Structure of port P0 and P1 direction registers

Port Pi direction register



- Notes 1:** Nothing is allocated bit 0 of port P4 direction register and bit 2 to bit 7 of port P7 direction register. These bits cannot be written to.
- 2:** The contents of the port Pi direction register cannot be read out (refer to "2.1.4 Notes on use").

Fig. 3.3.2 Structure of port Pi (i = 2, 4 to 7) direction registers

PULL register A

b7 b6 b5 b4 b3 b2 b1 b0



PULL register A (PULLA) [Address 16₁₆]


B	Name	Functions	At reset	R	W
0	P0 ₀ –P0 ₇ pull-down	0 : No pull-down 1 : Pull-down	1	○	○
1	P1 ₀ –P1 ₇ pull-down	0 : No pull-down 1 : Pull-down	1	○	○
2	P2 ₀ –P2 ₇ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
3	P3 ₀ –P3 ₇ pull-down	0 : No pull-down 1 : Pull-down	1	○	○
4	P7 ₀ , P7 ₁ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
5 to 7	Nothing is allocated. These bits cannot be written to and are fixed to “0” at reading.		0	0	×

Note: For ports set for the output mode, pull-up or pull-down is impossible.

Fig. 3.3.3 Structure of PULL register A

PULL register B

b7 b6 b5 b4 b3 b2 b1 b0



PULL register B (PULLB) [Address 17₁₆]

B	Name	Functions	At reset	R	W
0	P4 ₁ –P4 ₃ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
1	P4 ₄ –P4 ₇ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
2	P5 ₀ –P5 ₃ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
3	P5 ₄ –P5 ₇ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
4	P6 ₀ , P6 ₁ pull-up	0 : No pull-up 1 : Pull-up	0	○	○
5 to 7	Nothing is allocated. These bits cannot be written to and are fixed to “0” at reading.		0	0	×


Note: For ports set for the output mode, pull-up is impossible.

Fig. 3.3.4 Structure of PULL register B

APPENDIX

3.3 Control registers

Serial I/O1 status register




Serial I/O1 status register (SIO1STS) [Address 1916]

B	Name	Functions	At reset	R	W
0	Transmit buffer empty flag (TBE)	0: Buffer full 1: Buffer empty	0	○	×
1	Receive buffer full flag (RBF)	0: Buffer empty 1: Buffer full	0	○	×
2	Transmit shift register shift completion flag (TSC)	0: Transmit shift in progress 1: Transmit shift completed	0	○	×
3	Overrun error flag (OE)	0: No error 1: Overrun error	0	○	×
4	Parity error flag (PE)	0: No error 1: Parity error	0	○	×
5	Framing error flag (FE)	0: No error 1: Framing error	0	○	×
6	Summing error flag (SE)	0: (OE) U (PE) U (FE) = 0 1: (OE) U (PE) U (FE) = 1	0	○	×
7	Nothing is allocated. This bit cannot be written to and is fixed to "1" at reading.		1	1	×

Fig. 3.3.5 Structure of serial I/O1 status register

Serial I/O1 control register



Serial I/O1 control register (SIO1CON) [Address 1A16]


B	Name	Functions	At reset	R	W
0	BRG count source selection bit (CSS)	0: f(XIN) 1: f(XIN)/4	0	○	○
1	Serial I/O1 synchronization clock selection bit (SCS)	<ul style="list-style-type: none"> In clock synchronous mode 0: BRG output/4 1: External clock input In UART mode 0: BRG output/16 1: External clock input/16 	0	○	○
2	SRDY1 output enable bit (SRDY)	0: P47/SRDY1 pin operates as I/O port P47 1: P47/SRDY1 pin operates as signal output pin SRDY1 (SRDY1 signal indicates receive enable state)	0	○	○
3	Transmit interrupt source selection bit (TIC)	0: When transmit buffer has emptied 1: When transmit shift operation is completed	0	○	○
4	Transmit enable bit (TE)	0: Transmit disabled 1: Transmit enabled	0	○	○
5	Receive enable bit (RE)	0: Receive disabled 1: Receive enabled	0	○	○
6	Serial I/O1 mode selection bit (SIOM)	0: Clock asynchronous serial I/O1 (UART) mode 1: Clock synchronous serial I/O1 mode	0	○	○
7	Serial I/O1 enable bit (SIOE)	0: Serial I/O1 disabled (pins P44–P47 operate as I/O pins) 1: Serial I/O1 enabled (pins P44–P47 operate as serial I/O1 pins)	0	○	○

Fig. 3.3.6 Structure of serial I/O1 control register

APPENDIX

3.3 Control registers

UART control register




UART control register (UARTCON) [Address 1B16]

B	Name	Functions	At reset	R	W
0	Character length selection bit (CHAS)	0: 8 bits 1: 7 bits	0	○	○
1	Parity enable bit (PARE)	0: Parity checking disabled 1: Parity checking enabled	0	○	○
2	Parity selection bit (PARS)	0: Even parity 1: Odd parity	0	○	○
3	Stop bit length selection bit (STPS)	0: 1 stop bit 1: 2 stop bits	0	○	○
4	P45/TxD P-channel output disable bit (POFF)	0: CMOS output (in output mode) 1: N-channel open-drain output (in output mode)	0	○	○
5 to 7	Nothing is allocated. These bits cannot be written to and are fixed to "1" at reading.		1	1	×

Fig. 3.3.7 Structure of UART control register

Serial I/O2 control register



Serial I/O2 control register (SIO2CON) [Address 1D16]

B	Name	Functions	At reset	R	W
0	Internal synchronization clock select bits	b2b1b0 0 0 0: f(XIN)/8 0 0 1: f(XIN)/16 0 1 0: f(XIN)/32 0 1 1: f(XIN)/64	0	○	○
1		1 0 0: } Do not set 1 0 1: }	0	○	○
2		1 1 0: f(XIN)/128 1 1 1: f(XIN)/256	0	○	○
3		0: I/O port (P51, P52) 1: SOUT2, SCLK2 signal output	0	○	○
4	SRDY2 output enable bit	0: I/O port (P53) 1: SRDY2 signal output	0	○	○
5	Transfer direction selection bit	0: LSB first 1: MSB first	0	○	○
6	Synchronization clock selection bit	0: External clock 1: Internal clock	0	○	○
7	Nothing is allocated. This bit cannot be written to and is fixed to "0" at reading.		0	0	×

Fig. 3.3.8 Structure of serial I/O2 control register

Timer X mode register

b7 b6 b5 b4 b3 b2 b1 b0

Timer X mode register (TXM) [Address 2716]


B	Name	Functions	At reset	R	W
0	Timer X write control bit	0 : Write value in latch and counter 1 : Write value in latch only	0	○	○
1	Real time port control bit	0 : Real time port function invalid 1 : Real time port function valid	0	○	○
2	P60 data for real time port	0 : "L" level output 1 : "H" level output	0	○	○
3	P61 data for real time port	0 : "L" level output 1 : "H" level output	0	○	○
4	Timer X operating mode bits	b5b4 00 : Timer mode 01 : Pulse output mode 10 : Event counter mode 11 : Pulse width measurement mode	0	○	○
5			0	○	○
6	CNTR0 active edge switch bit	<ul style="list-style-type: none"> •CNTR0 interrupt 0 : Falling edge active 1 : Rising edge active •Pulse output mode 0 : Start at initial level "H" output 1 : Start at initial level "L" output •Event counter mode 0 : Rising edge active 1 : Falling edge active •Pulse width measurement mode 0 : Measure "H" level width 1 : Measure "L" level width 	0	○	○
7	Timer X stop control bit	0 : Count start 1 : Count stop	0	○	○

Fig. 3.3.9 Structure of timer X mode register

APPENDIX

3.3 Control registers

Timer Y mode register




Timer Y mode register (TYM) [Address 2816]

B	Name	Functions	At reset	R	W
0 to 3	Nothing is allocated. These bits cannot be written and are fixed to "0" at reading.		0	0	×
4	Timer Y operating mode bits	b5b4 0 0 : Timer mode 0 1 : Period measurement mode 1 0 : Event counter mode 1 1 : Pulse width HL continuously measurement mode	0	○	○
5			0	○	○
6	CNTR1 active edge switch bit	•CNTR1 interrupt 0 : Falling edge active 1 : Rising edge active •Period measurement mode 0 : Measure falling edge to falling edge 1 : Measure rising edge to rising edge •Event counter mode 0 : Rising edge active 1 : Falling edge active	0	○	○
7	Timer Y stop control bit	0 : Count start 1 : Count stop	0	○	○

Fig. 3.3.10 Structure of timer Y mode register

Timer 123 mode register




Timer 123 mode register (T123M) [Address 29₁₆]

B	Name	Functions	At reset	R	W
0	TOUT output active edge switch bit	0 : Start at "H" output 1 : Start at "L" output	0	○	○
1	TOUT output control bit	0 : TOUT output disabled 1 : TOUT output enabled	0	○	○
2	Timer 2 write control bit	0 : Write value in latch and counter 1 : Write value in latch only	0	○	○
3	Timer 2 count source selection bit	0 : Timer 1 underflow 1 : $f(X_{IN})/16$ (Middle-/high-speed mode) $f(X_{CIN})/16$ (Low-speed mode) (Note)	0	○	○
4	Timer 3 count source selection bit	0 : Timer 1 underflow 1 : $f(X_{IN})/16$ (Middle-/high-speed mode) $f(X_{CIN})/16$ (Low-speed mode) (Note)	0	○	○
5	Timer 1 count source selection bit	0 : $f(X_{IN})/16$ (Middle-/high-speed mode) $f(X_{CIN})/16$ (Low-speed mode) (Note) 1 : $f(X_{CIN})$	0	○	○
6, 7	Nothing is allocated. These bits cannot be written to and are fixed to "0" at reading.		0	0	×

Note: Internal clock ϕ is $f(X_{CIN})/2$ in the low-speed mode.

Fig. 3.3.11 Structure of timer 123 mode register

ϕ output control register



ϕ output control register (CKOUT) [Address 2A₁₆]


B	Name	Functions	At reset	R	W
0	ϕ output control bit	0: Port function 1: ϕ clock output (Port direction register = "1")	0	○	○
1 to 7	Nothing is allocated. These bits cannot be written to and are fixed to "0" at reading.		0	0	×

Fig. 3.3.12 Structure of ϕ output control register

APPENDIX

3.3 Control registers

Watchdog timer control register




Watchdog timer control register (WDTCN) [Address 3716]

B	Name	Functions	At reset	R	W
0 to 5	Watchdog timer H bits	At reading, the count value of watchdog timer H is read.	1	○	×
6	Nothing is allocated. This bit cannot be written to and is fixed to "1" at reading.		1	1	×
7	Watchdog timer H count source selection bit	0: Underflow from watchdog timer L (WDT is used as 14-bit timer) 1: f(XIN)/16 or f(XCIN)/16 (WDT is used as 6-bit timer)	0	○	○

Note: When a value is written to address 3716, the following values are set, so that the watchdog timer starts a count operation.
 Watchdog timer H = "3F16"
 Watchdog timer L = "FF16"

Fig. 3.3.13 Structure of watchdog timer control register

Segment output enable register




Segment output enable register (SEG) [Address 3816]

B	Name	Functions	At reset	R	W
0	Segment output enable bit 0	0: Input ports P30–P37 1: Segment output SEG16–SEG23	0	○	○
1	Segment output enable bit 1	0: I/O ports P00, P01 1: Segment output SEG24, SEG25	0	○	○
2	Segment output enable bit 2	0: I/O ports P02–P07 1: Segment output SEG26–SEG31	0	○	○
3	Segment output enable bit 3	0: I/O ports P10, P11 1: Segment output SEG32, SEG33	0	○	○
4	Segment output enable bit 4	0: I/O port P12 1: Segment output SEG34	0	○	○
5	Segment output enable bit 5	0: I/O ports P13–P17 1: Segment output SEG35–SEG39	0	○	○
6,7	Fix these bits to "0."		0	0	0

Fig. 3.3.14 Structure of segment output register

LCD mode register

b7 b6 b5 b4 b3 b2 b1 b0



LCD mode register (LM) [Address 39₁₆]

B	Name	Functions	At reset	R	W
0	Duty ratio selection bits	b1b0 00: Not available 01: 2 (use COM ₀ , COM ₁) 10: 3 (use COM ₀ –COM ₂) 11: 4 (use COM ₀ –COM ₃)	0	○	○
1			0	○	○
2	Bias control bit	0: 1/3 bias 1: 1/2 bias	0	○	○
3	LCD enable bit	0: LCD OFF 1: LCD ON	0	○	○
4	Fix this bit to "0."		0	0	0
5	LCD circuit divider division ratio selection bits (Note 1)	b6b5 00: LCDCK count source 01: 2 division of LCDCK count source 10: 4 division of LCDCK count source 11: 8 division of LCDCK count source	0	○	○
6					
7	LCDCK count source selection bit (Note 2)	0: f(X _{CIN})/32 1: f(X _{IN})/8192	0	○	○

Notes 1: Reference values at f(X_{IN}) = 8 MHz

00: 977 Hz

01: 488 Hz

10: 244 Hz

11: 122 Hz


2: LCDCK is a clock for a LCD timing controller.

Fig. 3.3.15 Structure of LCD mode register

APPENDIX

3.3 Control registers

Interrupt edge selection register




Interrupt edge selection register (INTEDGE) [Address 3A16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	○	○
1	INT1 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	○	○
2	INT2 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	○	○
3	INT3 interrupt edge selection bit	0 : Falling edge active 1 : Rising edge active	0	○	○
4	Nothing is allocated. These bits cannot be written to and are fixed to "0" at reading.		0	0	×
7					

Fig. 3.3.16 Structure of interrupt edge selection register

CPU mode register



CPU mode register (CPUM) [Address 3B16]

B	Name	Functions	At reset	R	W
0	Processor mode bits	b1b0 00: Single-chip mode 01: } 10: } Not available 11: }	0	○	○
1			0	○	○
2	Stack page selection bit	0: 0 page 1: 1 page	0	○	○
3	Fix this bit to "1."		1	1	1
4	Port Xc switch bit	0: I/O port 1: XCIN, XCOUT	0	○	○
5	Main clock (XIN–XOUT) stop bit	0: Oscillating 1: Stopped	0	○	○
6	Main clock division ratio selection bit	0: f(XIN)/2 (high-speed mode) 1: f(XIN)/8 (middle-speed mode)	1	○	○
7	Internal system clock selection bit	0: XIN–XOUT selected (middle-/high-speed mode) 1: XCIN–XCOUT selected (low-speed mode)	0	○	○

Fig. 3.3.17 Structure of CPU mode register

Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0



Interrupt request register 1 (IREQ1) [Address 3C16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	INT1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Serial I/O receive interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	Serial I/O transmit interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	Timer X interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Timer Y interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Timer 2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Timer 3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*

* : "0" is set by software, but not "1."

Fig. 3.3.18 Structure of interrupt request register 1

Interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0



Interrupt request register 2 (IREQ2) [Address 3D16]

B	Name	Functions	At reset	R	W
0	CNTR0 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
1	CNTR1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
2	Timer 1 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
3	INT2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
4	INT3 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
5	Key input interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
6	Serial I/O2 interrupt request bit	0 : No interrupt request issued 1 : Interrupt request issued	0	○	*
7	Nothing is allocated. This bit cannot be written to and is fixed to "0" at reading.		0	0	×


* : "0" can be set by software, but "1" cannot be set.

Fig. 3.3.19 Structure of interrupt request register 2

APPENDIX

3.3 Control registers

Interrupt control register 1




Interrupt control register 1 (ICON1) [Address 3E16]

B	Name	Functions	At reset	R	W
0	INT0 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
1	INT1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
2	Serial I/O1 receive interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
3	Serial I/O1 transmit interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
4	Timer X interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
5	Timer Y interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
6	Timer 2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
7	Timer 3 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○

Fig. 3.3.20 Structure of interrupt control register 1

Interrupt control register 2



Interrupt control register 2 (ICON2) [Address 3F16]

B	Name	Functions	At reset	R	W
0	CNTR0 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
1	CNTR1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
2	Timer 1 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
3	INT2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
4	INT3 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
5	Key input interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
6	Serial I/O2 interrupt enable bit	0 : Interrupts disabled 1 : Interrupts enabled	0	○	○
7	Fix this bit to "0."		0	0	0

Fig. 3.3.21 Structure of interrupt control register 2

3.4 List of instruction codes

3.4 List of instruction codes

D7 – D4 Hexadecimal notation	D3 – D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	BRK	ORA IND, X	JSR ZP, IND	BBS 0, A	—	ORA ZP	ASL ZP	BBS 0, ZP	PHP	ORA IMM	ASL A	SEB 0, A	—	ORA ABS	ASL ABS	SEB 0, ZP
0001	1	BPL	ORA IND, Y	CLT	BBC 0, A	—	ORA ZP, X	ASL ZP, X	BBC 0, ZP	CLC	ORA ABS, Y	DEC A	CLB 0, A	—	ORA ABS, X	ASL ABS, X	CLB 0, ZP
0010	2	JSR ABS	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1, ZP	PLP	AND IMM	ROL A	SEB 1, A	BIT ABS	AND ABS	ROL ABS	SEB 1, ZP
0011	3	BMI	AND IND, Y	SET	BBC 1, A	—	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS, Y	INC A	CLB 1, A	LDM ZP	AND ABS, X	ROL ABS, X	CLB 1, ZP
0100	4	RTI	EOR IND, X	STP (Note)	BBS 2, A	COM ZP	EOR ZP	LSR ZP	BBS 2, ZP	PHA	EOR IMM	LSR A	SEB 2, A	JMP ABS	EOR ABS	LSR ABS	SEB 2, ZP
0101	5	BVC	EOR IND, Y	—	BBC 2, A	—	EOR ZP, X	LSR ZP, X	BBC 2, ZP	CLI	EOR ABS, Y	—	CLB 2, A	—	EOR ABS, X	LSR ABS, X	CLB 2, ZP
0110	6	RTS	ADC IND, X	MUL (Note)	BBS 3, A	TST ZP	ADC ZP	ROR ZP	BBS 3, ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABS	ROR ABS	SEB 3, ZP
0111	7	BVS	ADC IND, Y	—	BBC 3, A	—	ADC ZP, X	ROR ZP, X	BBC 3, ZP	SEI	ADC ABS, Y	—	CLB 3, A	—	ADC ABS, X	ROR ABS, X	CLB 3, ZP
1000	8	BRA	STA IND, X	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX ZP	BBS 4, ZP	DEY	—	TXA	SEB 4, A	STY ABS	STA ABS	STX ABS	SEB 4, ZP
1001	9	BCC	STA IND, Y	—	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4, ZP	TYA	STA ABS, Y	TXS	CLB 4, A	—	STA ABS, X	—	CLB 4, ZP
1010	A	LDY IMM	LDA IND, X	LDX IMM	BBS 5, A	LDY ZP	LDA ZP	LDX ZP	BBS 5, ZP	TAY	LDA IMM	TAX	SEB 5, A	LDY ABS	LDA ABS	LDX ABS	SEB 5, ZP
1011	B	BCS	LDA IND, Y	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	BBC 5, ZP	CLV	LDA ABS, Y	TSX	CLB 5, A	LDY ABS, X	LDA ABS, X	LDX ABS, Y	CLB 5, ZP
1100	C	CPY IMM	CMP IND, X	SLW (Note) WIT	BBS 6, A	CPY ZP	CMP ZP	DEC ZP	BBS 6, ZP	INY	CMP IMM	DEX	SEB 6, A	CPY ABS	CMP ABS	DEC ABS	SEB 6, ZP
1101	D	BNE	CMP IND, Y	—	BBC 6, A	—	CMP ZP, X	DEC ZP, X	BBC 6, ZP	CLD	CMP ABS, Y	—	CLB 6, A	—	CMP ABS, X	DEC ABS, X	CLB 6, ZP
1110	E	CPX IMM	SBC IND, X	FST (Note) DIV	BBS 7, A	CPX ZP	SBC ZP	INC ZP	BBS 7, ZP	INX	SBC IMM	NOP	SEB 7, A	CPX ABS	SBC ABS	INC ABS	SEB 7, ZP
1111	F	BEQ	SBC IND, Y	—	BBC 7, A	—	SBC ZP, X	INC ZP, X	BBC 7, ZP	SED	SBC ABS, Y	—	CLB 7, A	—	SBC ABS, X	INC ABS, X	CLB 7, ZP

 3-byte instruction

 2-byte instruction

 1-byte instruction

APPENDIX

3.5 Machine instructions

3.5 Machine instructions

Symbol	Function	Details	Addressing mode																	
			IMP			IMM			A			BIT, A			ZP			BIT, ZP		
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
ADC (Note 1) (Note 5)	When T = 0 $A \leftarrow A + M + C$ When T = 1 $M(X) \leftarrow M(X) + M + C$	Adds the carry, accumulator and memory contents. The results are entered into the accumulator. Adds the contents of the memory in the address indicated by index register X, the contents of the memory specified by the addressing mode and the carry. The results are entered into the memory at the address indicated by index register X.				69	2	2							65	3	2			
AND (Note 1)	When T = 0 $A \leftarrow A \wedge M$ When T = 1 $M(X) \leftarrow M(X) \wedge M$	“AND’s” the accumulator and memory contents. The results are entered into the accumulator. “AND’s” the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing mode. The results are entered into the memory at the address indicated by index register X.				29	2	2							25	3	2			
ASL	$C \leftarrow \overset{7}{\boxed{}} \overset{0}{\leftarrow} 0$	Shifts the contents of accumulator or contents of memory one bit to the left. The low order bit of the accumulator or memory is cleared and the high order bit is shifted into the carry flag.							0A	2	1				06	5	2			
BBC (Note 4)	Ab or Mb = 0?	Branches when the contents of the bit specified in the accumulator or memory is “0”.										$\overset{13}{\pm 2i}$	4	2				$\overset{17}{\pm 2i}$	5	3
BBS (Note 4)	Ab or Mb = 1?	Branches when the contents of the bit specified in the accumulator or memory is “1”.										$\overset{03}{\pm 2i}$	4	2				$\overset{07}{\pm 2i}$	5	3
BCC (Note 4)	C = 0?	Branches when the contents of carry flag is “0”.																		
BCS (Note 4)	C = 1?	Branches when the contents of carry flag is “1”.																		
BEQ (Note 4)	Z = 1?	Branches when the contents of zero flag is “1”.																		
BIT	$A \wedge M$	“AND’s” the contents of accumulator and memory. The results are not entered anywhere.													24	3	2			
BMI (Note 4)	N = 1?	Branches when the contents of negative flag is “1”.																		
BNE (Note 4)	Z = 0?	Branches when the contents of zero flag is “0”.																		
BPL (Note 4)	N = 0?	Branches when the contents of negative flag is “0”.																		
BRA	$PC \leftarrow PC \pm \text{offset}$	Jumps to address specified by adding offset to the program counter.																		
BRK	$B \leftarrow 1$ $M(S) \leftarrow PCH$ $S \leftarrow S - 1$ $M(S) \leftarrow PCL$ $S \leftarrow S - 1$ $M(S) \leftarrow PS$ $S \leftarrow S - 1$ $PCL \leftarrow ADL$ $PCH \leftarrow ADH$	Executes a software interrupt.	00	7	1															

Addressing mode																				Processor status register																				
ZP, X			ZP, Y			ABS			ABS, X			ABS, Y			IND			ZP, IND			IND, X			IND, Y			REL			SP			7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C			
75	4	2				6D	4	3	7D	5	3	79	5	3															N	V	•	•	•	•	Z	C				
35	4	2				2D	4	3	3D	5	3	39	5	3															N	•	•	•	•	•	Z	•				
16	6	2				0E	6	3	1E	7	3																		N	•	•	•	•	•	Z	C				

APPENDIX

3.5 Machine instructions

Symbol	Function	Details	Addressing mode																	
			IMP			IMM			A			BIT, A			ZP			BIT, ZP		
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
BVC (Note 4)	V = 0?	Branches when the contents of overflow flag is "0".																		
BVS (Note 4)	V = 1?	Branches when the contents of overflow flag is "1".																		
CLB	Ab or Mb ← 0	Clears the contents of the bit specified in the accumulator or memory to "0".										1B + 2i	2	1				1F + 2i	5	2
CLC	C ← 0	Clears the contents of the carry flag to "0".	18	2	1															
CLD	D ← 0	Clears the contents of decimal mode flag to "0".	D8	2	1															
CLI	I ← 0	Clears the contents of interrupt disable flag to "0".	58	2	1															
CLT	T ← 0	Clears the contents of index X mode flag to "0".	12	2	1															
CLV	V ← 0	Clears the contents of overflow flag to "0".	B8	2	1															
CMP (Note 3)	When T = 0 A – M When T = 1 M(X) – M	Compares the contents of accumulator and memory. Compares the contents of the memory specified by the addressing mode with the contents of the address indicated by index register X.				C9	2	2							C5	3	2			
COM	M ← \overline{M}	Forms a one's complement of the contents of memory, and stores it into memory.													44	5	2			
CPX	X – M	Compares the contents of index register X and memory.				E0	2	2							E4	3	2			
CPY	Y – M	Compares the contents of index register Y and memory.				C0	2	2							C4	3	2			
DEC	A ← A – 1 or M ← M – 1	Decrements the contents of the accumulator or memory by 1.							1A	2	1				C6	5	2			
DEX	X ← X – 1	Decrements the contents of index register X by 1.	CA	2	1															
DEY	Y ← Y – 1	Decrements the contents of index register Y by 1.	88	2	1															
DIV	A ← (M(zz + X + 1), M(zz + X)) / A M(S) ← 1's complement of Remainder S ← S – 1	Divides the 16-bit data that is the contents of M (zz + x + 1) for high byte and the contents of M (zz + x) for low byte by the accumulator. Stores the quotient in the accumulator and the 1's complement of the remainder on the stack.																		
EOR (Note 1)	When T = 0 A ← A ∨ M When T = 1 M(X) ← M(X) ∨ M	"Exclusive-ORs" the contents of accumulator and memory. The results are stored in the accumulator. "Exclusive-ORs" the contents of the memory specified by the addressing mode and the contents of the memory at the address indicated by index register X. The results are stored into the memory at the address indicated by index register X.				49	2	2							45	3	2			
FST		Connects oscillator output to the XOUT pin.	E2	2	1															
INC	A ← A + 1 or M ← M + 1	Increments the contents of accumulator or memory by 1.							3A	2	1				E6	5	2			
INX	X ← X + 1	Increments the contents of index register X by 1.	E8	2	1															
INY	Y ← Y + 1	Increments the contents of index register Y by 1.	C8	2	1															

Addressing mode																												Processor status register												
ZP, X			ZP, Y			ABS			ABS, X			ABS, Y			IND			ZP, IND			IND, X			IND, Y			REL			SP			7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C			
																														•	•	•	•	•	•	•	•	•		
																														•	•	•	•	•	•	•	•	•	•	
																															•	•	•	•	•	•	•	•	•	•
																															•	•	•	•	•	•	•	•	•	0
																															•	•	•	•	•	0	•	•	•	•
																															•	•	•	•	•	•	0	•	•	•
																															•	•	0	•	•	•	•	•	•	•
																															•	0	•	•	•	•	•	•	•	•
D5	4	2				CD	4	3	DD	5	3	D9	5	3							C1	6	2	D1	6	2				N	•	•	•	•	•	•	•	Z	C	
																															N	•	•	•	•	•	•	•	Z	•
						EC	4	3																						N	•	•	•	•	•	•	•	Z	C	
						CC	4	3																						N	•	•	•	•	•	•	•	Z	C	
D6	6	2				CE	6	3	DE	7	3																			N	•	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	•	Z	•
																															N	•	•	•	•	•	•	•	Z	•
E2	16	2																													•	•	•	•	•	•	•	•	•	•
55	4	2				4D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2				N	•	•	•	•	•	•	•	Z	•	
																															•	•	•	•	•	•	•	•	•	•
F6	6	2				EE	6	3	FE	7	3																			N	•	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	•	Z	•
																															N	•	•	•	•	•	•	•	Z	•

APPENDIX




3.5 Machine instructions

Symbol	Function	Details	Addressing mode																	
			IMP			IMM			A			BIT, A			ZP			BIT, ZP		
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
JMP	If addressing mode is ABS PCL ← ADL PCH ← ADH If addressing mode is IND PCL ← M (ADH, ADL) PCH ← M (ADH, ADL + 1) If addressing mode is ZP, IND PCL ← M(00, ADL) PCH ← M(00, ADL + 1)	Jumps to the specified address.																		
JSR	M(S) ← PCH S ← S − 1 M(S) ← PCL S ← S − 1 After executing the above, if addressing mode is ABS, PCL ← ADL PCH ← ADH if addressing mode is SP, PCL ← ADL PCH ← FF If addressing mode is ZP, IND, PCL ← M(00, ADL) PCH ← M(00, ADL + 1)	After storing contents of program counter in stack, and jumps to the specified address.																		
LDA (Note 2)	When T = 0 A ← M When T = 1 M(X) ← M	Load accumulator with contents of memory. Load memory indicated by index register X with contents of memory specified by the addressing mode.				A9	2	2							A5	3	2			
LDM	M ← nn	Load memory with immediate value.													3C	4	3			
LDX	X ← M	Load index register X with contents of memory.				A2	2	2							A6	3	2			
LDY	Y ← M	Load index register Y with contents of memory.				A0	2	2							A4	3	2			
LSR	$\begin{matrix} 7 & 0 \\ 0 \rightarrow \square \rightarrow C \end{matrix}$	Shift the contents of accumulator or memory to the right by one bit. The low order bit of accumulator or memory is stored in carry, 7th bit is cleared.							4A	2	1				46	5	2			
MUL (Note 5)	M(S) · A ← A × M(zz + X) S ← S − 1	Multiplies the accumulator with the contents of memory specified by the zero page X addressing mode and stores the high byte of the result on the stack and the low byte in the accumulator.																		
NOP	PC ← PC + 1	No operation.	EA	2	1															
ORA (Note 1)	When T = 0 A ← A ∨ M When T = 1 M(X) ← M(X) ∨ M	“Logical OR’s” the contents of memory and accumulator. The result is stored in the accumulator. “Logical OR’s” the contents of memory indicated by index register X and contents of memory specified by the addressing mode. The result is stored in the memory specified by index register X.				09	2	2							05	3	2			

Addressing mode																				Processor status register																				
ZP, X			ZP, Y			ABS			ABS, X			ABS, Y			IND			ZP, IND			IND, X			IND, Y			REL			SP			7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C			
						4C	3	3							6C	5	3	B2	4	2																				
						20	6	3							02	7	2																							
B5	4	2				AD	4	3	BD	5	3	B9	5	3				A1	6	2	B1	6	2								N	•	•	•	•	•	•	Z	•	
			B6	4	2	AE	4	3				BE	5	3																	N	•	•	•	•	•	•	Z	•	
B4	4	2				AC	4	3	BC	5	3																				N	•	•	•	•	•	•	Z	•	
56	6	2				4E	6	3	5E	7	3																				0	•	•	•	•	•	•	Z	C	
62	15	2																																						
15	4	2				0D	4	3	1D	5	3	19	5	3				01	6	2	11	6	2								N	•	•	•	•	•	•	Z	•	

APPENDIX

3.5 Machine instructions

Symbol	Function	Details	Addressing mode																	
			IMP			IMM			A			BIT, A			ZP			BIT, ZP		
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
PHA	$M(S) \leftarrow A$ $S \leftarrow S - 1$	Saves the contents of the accumulator in memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.	48	3	1															
PHP	$M(S) \leftarrow PS$ $S \leftarrow S - 1$	Saves the contents of the processor status register in memory at the address indicated by the stack pointer and decrements the contents of the stack pointer by 1.	08	3	1															
PLA	$S \leftarrow S + 1$ $A \leftarrow M(S)$	Increments the contents of the stack pointer by 1 and restores the accumulator from the memory at the address indicated by the stack pointer.	68	4	1															
PLP	$S \leftarrow S + 1$ $PS \leftarrow M(S)$	Increments the contents of stack pointer by 1 and restores the processor status register from the memory at the address indicated by the stack pointer.	28	4	1															
ROL		Shifts the contents of the memory or accumulator to the left by one bit. The high order bit is shifted into the carry flag and the carry flag is shifted into the low order bit.							2A	2	1				26	5	2			
ROR		Shifts the contents of the memory or accumulator to the right by one bit. The low order bit is shifted into the carry flag and the carry flag is shifted into the high order bit.							6A	2	1				66	5	2			
RRF		Rotates the contents of memory to the right by 4 bits.													82	8	2			
RTI	$S \leftarrow S + 1$ $PS \leftarrow M(S)$ $S \leftarrow S + 1$ $PCL \leftarrow M(S)$ $S \leftarrow S + 1$ $PCH \leftarrow M(S)$	Returns from an interrupt routine to the main routine.	40	6	1															
RTS	$S \leftarrow S + 1$ $PCL \leftarrow M(S)$ $S \leftarrow S + 1$ $PCH \leftarrow M(S)$	Returns from a subroutine to the main routine.	60	6	1															
SBC (Note 1) (Note 5)	When $T = 0$ $A \leftarrow A - M - \overline{C}$ When $T = 1$ $M(X) \leftarrow M(X) - M - \overline{C}$	Subtracts the contents of memory and complement of carry flag from the contents of accumulator. The results are stored into the accumulator. Subtracts contents of complement of carry flag and contents of the memory indicated by the addressing mode from the memory at the address indicated by index register X. The results are stored into the memory of the address indicated by index register X.				E9	2	2							E5	3	2			
SEB	$Ab \text{ or } Mb \leftarrow 1$	Sets the specified bit in the accumulator or memory to "1".										0B 2i	2	1				0F 2i	5	2
SEC	$C \leftarrow 1$	Sets the contents of the carry flag to "1".	38	2	1															
SED	$D \leftarrow 1$	Sets the contents of the decimal mode flag to "1".	F8	2	1															
SEI	$I \leftarrow 1$	Sets the contents of the interrupt disable flag to "1".	78	2	1															
SET	$T \leftarrow 1$	Sets the contents of the index X mode flag to "1".	32	2	1															
SLW		Disconnects the oscillator output from the XOUT pin.	C2	2	1															

APPENDIX

3.5 Machine instructions

Addressing mode																		Processor status register																						
ZP, X			ZP, Y			ABS			ABS, X			ABS, Y			IND			ZP, IND			IND, X			IND, Y			REL			SP			7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C			
																														•	•	•	•	•	•	•	•			
																														•	•	•	•	•	•	•	•			
																														N	•	•	•	•	•	•	Z	•		
																														(Value saved in stack)										
36	6	2				2E	6	3	3E	7	3																		N	•	•	•	•	•	•	Z	C			
76	6	2				6E	6	3	7E	7	3																		N	•	•	•	•	•	•	Z	C			
																														•	•	•	•	•	•	•	•			
																														(Value saved in stack)										
																														•	•	•	•	•	•	•	•			
F5	4	2				ED	4	3	FD	5	3	F9	5	3				E1	6	2	F1	6	2						N	V	•	•	•	•	•	Z	C			
																														•	•	•	•	•	•	•	•			
																														•	•	•	•	•	•	•	1			
																														•	•	•	•	1	•	•	•			
																														•	•	•	•	•	1	•	•			
																														•	•	1	•	•	•	•	•			
																														•	•	•	•	•	•	•	•			

APPENDIX

3.5 Machine instructions

Symbol	Function	Details	Addressing mode																	
			IMP			IMM			A			BIT, A			ZP			BIT, ZP		
			OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#
STA	$M \leftarrow A$	Stores the contents of accumulator in memory.													85	4	2			
STP		Stops the oscillator.	42	2	1															
STX	$M \leftarrow X$	Stores the contents of index register X in memory.													86	4	2			
STY	$M \leftarrow Y$	Stores the contents of index register Y in memory.													84	4	2			
TAX	$X \leftarrow A$	Transfers the contents of the accumulator to index register X.	AA	2	1															
TAY	$Y \leftarrow A$	Transfers the contents of the accumulator to index register Y.	A8	2	1															
TST	$M = 0?$	Tests whether the contents of memory are "0" or not.													64	3	2			
TSX	$X \leftarrow S$	Transfers the contents of the stack pointer to index register X.	BA	2	1															
TXA	$A \leftarrow X$	Transfers the contents of index register X to the accumulator.	8A	2	1															
TXS	$S \leftarrow X$	Transfers the contents of index register X to the stack pointer.	9A	2	1															
TYA	$A \leftarrow Y$	Transfers the contents of index register Y to the accumulator.	98	2	1															
WIT		Stops the internal clock.	C2	2	1															

Notes 1 : The number of cycles "n" is increased by 3 when T is 1.
 2 : The number of cycles "n" is increased by 2 when T is 1.
 3 : The number of cycles "n" is increased by 1 when T is 1.
 4 : The number of cycles "n" is increased by 2 when branching has occurred.
 5 : N, V, and Z flags are invalid in decimal operation mode.

Addressing mode																Processor status register																								
ZP, X			ZP, Y			ABS			ABS, X			ABS, Y			IND			ZP, IND			IND, X			IND, Y			REL			SP			7	6	5	4	3	2	1	0
OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	OP	n	#	N	V	T	B	D	I	Z	C			
95	5	2				8D	5	3	9D	6	3	99	6	3																•	•	•	•	•	•	•	•			
																															•	•	•	•	•	•	•	•		
			96	5	2	8E	5	3																							•	•	•	•	•	•	•	•		
94	5	2				8C	5	3																							•	•	•	•	•	•	•	•		
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	
																															N	•	•	•	•	•	•	Z	•	

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	−	Subtraction
A	Accumulator or Accumulator addressing mode	∧	Logical OR
BIT, A	Accumulator bit relative addressing mode	∨	Logical AND
		⊕	Logical exclusive OR
		—	Negation
ZP	Zero page addressing mode	←	Shows direction of data flow
BIT, ZP	Zero page bit relative addressing mode	X	Index register X
		Y	Index register Y
ZP, X	Zero page X addressing mode	S	Stack pointer
ZP, Y	Zero page Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	PS	Processor status register
ABS, X	Absolute X addressing mode	PCH	8 high-order bits of program counter
ABS, Y	Absolute Y addressing mode	PCL	8 low-order bits of program counter
IND	Indirect absolute addressing mode	ADH	8 high-order bits of address
		ADL	8 low-order bits of address
ZP, IND	Zero page indirect absolute addressing mode	FF	FF in Hexadecimal notation
		nn	Immediate value
IND, X	Indirect X addressing mode	M	Memory specified by address designation of any addressing mode
IND, Y	Indirect Y addressing mode	M(X)	Memory of address indicated by contents of index register X
REL	Relative addressing mode	M(S)	Memory of address indicated by contents of stack pointer
SP	Special page addressing mode	M(ADH, ADL)	Contents of memory at address indicated by ADH and ADL, in ADH is 8 high-order bits and ADL is 8 low-order bits.
C	Carry flag	M(00, ADL)	Contents of address indicated by zero page ADL
Z	Zero flag	Ab	1 bit of accumulator
I	Interrupt disable flag	Mb	1 bit of memory
D	Decimal mode flag	OP	Opcode
B	Break flag	n	Number of cycles
T	X-modified arithmetic mode flag	#	Number of bytes
V	Overflow flag		
N	Negative flag		

APPENDIX

3.6 Mask ROM ordering method

3.6 Mask ROM ordering method

GZZ-SH06-14B<25B0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38203M4-XXXFP/GP/HP
MITSUBISHI ELECTRIC

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked *.

* Customer	Company name	TEL ()	Issuance signature	Submitted by	Supervisor
	Date issued	Date:			

* 1. Confirmation
Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : ☐ M38203M4-XXXFP ☐ M38203M4-XXXGP ☐ M38203M4-XXXHP

Checksum code for entire EPROM

--	--	--	--

 (hexadecimal notation)

EPROM type (indicate the type used)

<input type="checkbox"/> 27256	<input type="checkbox"/> 27512
EPROM address	EPROM address
0000 ₁₆	0000 ₁₆
000F ₁₆	000F ₁₆
0010 ₁₆	0010 ₁₆
407F ₁₆	C07F ₁₆
4080 ₁₆	C080 ₁₆
7FFD ₁₆	FFFD ₁₆
7FFE ₁₆	FFFE ₁₆
7FFF ₁₆	FFFF ₁₆

In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38203M4-" must be entered in addresses 0000₁₆ to 0008₁₆. And set the data "FF₁₆" in addresses 0009₁₆ to 000F₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
0000 ₁₆	'M' = 4D ₁₆	0008 ₁₆	'-' = 2D ₁₆
0001 ₁₆	'3' = 33 ₁₆	0009 ₁₆	FF ₁₆
0002 ₁₆	'8' = 38 ₁₆	000A ₁₆	FF ₁₆
0003 ₁₆	'2' = 32 ₁₆	000B ₁₆	FF ₁₆
0004 ₁₆	'0' = 30 ₁₆	000C ₁₆	FF ₁₆
0005 ₁₆	'3' = 33 ₁₆	000D ₁₆	FF ₁₆
0006 ₁₆	'M' = 4D ₁₆	000E ₁₆	FF ₁₆
0007 ₁₆	'4' = 34 ₁₆	000F ₁₆	FF ₁₆

GZZ-SH06-14B<25B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38203M4-XXXFP/GP/HP
mitsubishi electric

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=△\$8000 .BYTE △ 'M38203M4-'	*=△\$0000 .BYTE △ 'M38203M4-'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38203M4-XXXFP, 80P6S for M38203M4-XXXGP, 80P6D for M38203M4-XXXHP) and attach it to the mask ROM confirmation form.

※ 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator?

- ☐ Ceramic resonator ☐ Quartz crystal
☐ External clock input ☐ Other ()

At what frequency? f(X_{IN}) = MHz

(2) Which function will you use the pins P7₁/X_{CIN} and P7₀/X_{COU}T as P7₁ and P7₀, or X_{CIN} and X_{COU}T?

- ☐ Ports P7₁ and P7₀ function ☐ X_{CIN} and X_{COU}T function (external resonator)

※ 4. Comments

APPENDIX

3.6 Mask ROM ordering method

GZZ-SH07-60B<36A0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38203M4DXXXFP
MITSUBISHI ELECTRIC

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked *.

*	Customer	Company name	TEL ()	Issuance signature	Submitted by	Supervisor
		Date issued	Date:			

- * 1. Confirmation
- Specify the type of EPROMs submitted.
- Three EPROMs are required for each pattern.
- If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)

<input type="checkbox"/> 27256	<input type="checkbox"/> 27512
EPROM address	EPROM address
0000 ₁₆	0000 ₁₆
000F ₁₆	000F ₁₆
0010 ₁₆	0010 ₁₆
407F ₁₆	C07F ₁₆
4080 ₁₆	C080 ₁₆
7FFD ₁₆	FFFD ₁₆
7FFE ₁₆	FFFE ₁₆
7FFF ₁₆	FFFF ₁₆

In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38203M4D" must be entered in addresses 0000₁₆ to 0008₁₆. And set the data "FF₁₆" in addresses 0009₁₆ to 000F₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
0000 ₁₆	'M' = 4D ₁₆	0008 ₁₆	'D' = 44 ₁₆
0001 ₁₆	'3' = 33 ₁₆	0009 ₁₆	FF ₁₆
0002 ₁₆	'8' = 38 ₁₆	000A ₁₆	FF ₁₆
0003 ₁₆	'2' = 32 ₁₆	000B ₁₆	FF ₁₆
0004 ₁₆	'0' = 30 ₁₆	000C ₁₆	FF ₁₆
0005 ₁₆	'3' = 33 ₁₆	000D ₁₆	FF ₁₆
0006 ₁₆	'M' = 4D ₁₆	000E ₁₆	FF ₁₆
0007 ₁₆	'4' = 34 ₁₆	000F ₁₆	FF ₁₆

GZZ-SH07-60B<36A0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38203M4DXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*= Δ \$8000 .BYTE Δ 'M38203M4D'	*= Δ \$0000 .BYTE Δ 'M38203M4D'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38203M4DXXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency? $f(X_{IN}) =$ MHz

(2) Which function will you use the pins P₇₁/X_{CIN} and P₇₀/X_{COU}T as P₇₁ and P₇₀, or X_{CIN} and X_{COU}T?

- | | |
|---|--|
| <input type="checkbox"/> Ports P ₇₁ and P ₇₀ function | <input type="checkbox"/> X _{CIN} and X _{COU} T function (external resonator) |
|---|--|

* 4. Comments

APPENDIX

3.6 Mask ROM ordering method

GZZ-SH06-58B<2XB0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38207M8-XXXFP/GP/HP
MITSUBISHI ELECTRIC

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked *.

*	Customer	Company name	TEL ()	Issuance signature	Submitted by	Supervisor
		Date issued	Date:			

* 1. Confirmation
Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name : ☐ M38207M8-XXXFP ☐ M38207M8-XXXGP ☐ M38207M8-XXXHP

Checksum code for entire EPROM

--	--	--	--

 (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address 8080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38207M8-" must be entered in addresses 0000₁₆ to 0008₁₆. And set the data "FF₁₆" in addresses 0009₁₆ to 000F₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
0000 ₁₆	'M' = 4D ₁₆	0008 ₁₆	'-' = 2D ₁₆
0001 ₁₆	'3' = 33 ₁₆	0009 ₁₆	FF ₁₆
0002 ₁₆	'8' = 38 ₁₆	000A ₁₆	FF ₁₆
0003 ₁₆	'2' = 32 ₁₆	000B ₁₆	FF ₁₆
0004 ₁₆	'0' = 30 ₁₆	000C ₁₆	FF ₁₆
0005 ₁₆	'7' = 37 ₁₆	000D ₁₆	FF ₁₆
0006 ₁₆	'M' = 4D ₁₆	000E ₁₆	FF ₁₆
0007 ₁₆	'8' = 38 ₁₆	000F ₁₆	FF ₁₆

GZZ-SH06-58B<2XB0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38207M8-XXXFP/GP/HP
mitsubishi electric

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27512
The pseudo-command	*=△\$0000 .BYTE △ 'M38207M8-'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38207M8-XXXFP, 80P6S for M38207M8-XXXGP, 80P6D for M38207M8-XXXHP) and attach it to the mask ROM confirmation form.

※ 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency?

f(X_{IN}) = MHz

(2) Which function will you use the pins P7₁/X_{CIN} and P7₀/X_{COU}T as P7₁ and P7₀, or X_{CIN} and X_{COU}T?

- | | |
|---|--|
| <input type="checkbox"/> Ports P7 ₁ and P7 ₀ function | <input type="checkbox"/> X _{CIN} and X _{COU} T function (external resonator) |
|---|--|

※ 4. Comments

APPENDIX

3.6 Mask ROM ordering method

GZZ-SH08-64B<45A0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38207M8DXXXFP/GP
mitsubishi electric

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked *

*	Customer	Company name	TEL ()	Issuance signature	Submitted by	Supervisor
		Date issued	Date:			

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.


Microcomputer name : ☐ M38207M8DXXXFP ☐ M38207M8DXXXGP

Checksum code for entire EPROM

--	--	--	--

 (hexadecimal notation)

EPROM type (indicate the type used)



In the address space of the microcomputer, the internal ROM area is from address 8080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38207M8D" must be entered in addresses 0000₁₆ to 0008₁₆. And set the data "FF₁₆" in addresses 0009₁₆ to 000F₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
0000 ₁₆	'M' = 4D ₁₆	0008 ₁₆	'D' = 44 ₁₆
0001 ₁₆	'3' = 33 ₁₆	0009 ₁₆	FF ₁₆
0002 ₁₆	'8' = 38 ₁₆	000A ₁₆	FF ₁₆
0003 ₁₆	'2' = 32 ₁₆	000B ₁₆	FF ₁₆
0004 ₁₆	'0' = 30 ₁₆	000C ₁₆	FF ₁₆
0005 ₁₆	'7' = 37 ₁₆	000D ₁₆	FF ₁₆
0006 ₁₆	'M' = 4D ₁₆	000E ₁₆	FF ₁₆
0007 ₁₆	'8' = 38 ₁₆	000F ₁₆	FF ₁₆

GZZ-SH08-64B<45A0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38207M8DXXXFP/GP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27512
The pseudo-command	*=△ \$0000 .BYTE △ 'M38207M8D'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38207M8DXXXFP, 80P6S for M38207M8DXXXGP) and attach it to the mask ROM confirmation form.

※ 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator?

- | | |
|---|---|
| <input type="checkbox"/> Ceramic resonator | <input type="checkbox"/> Quartz crystal |
| <input type="checkbox"/> External clock input | <input type="checkbox"/> Other () |

At what frequency? f(X_{IN}) = MHz

(2) Which function will you use the pins P7₁/X_{CIN} and P7₀/X_{COU}T as P7₁ and P7₀, or X_{CIN} and X_{COU}T?

- | | |
|---|--|
| <input type="checkbox"/> Ports P7 ₁ and P7 ₀ function | <input type="checkbox"/> X _{CIN} and X _{COU} T function (external resonator) |
|---|--|

※ 4. Comments

APPENDIX

3.6 Mask ROM ordering method

GZZ-SH08-63B<45B0>

Mask ROM number	
-----------------	--

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38203M4LXXXFP/GP/HP
MITSUBISHI ELECTRIC

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked *

*	Customer	Company name	TEL ()	Issuance signature	Submitted by	Supervisor
		Date issued	Date:			

* 1. Confirmation
Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name : ☐ M38203M4LXXXFP ☐ M38203M4LXXXGP ☐ M38203M4LXXXHP

Checksum code for entire EPROM (hexadecimal notation)

EPROM type (indicate the type used)

<input type="checkbox"/> 27256	<input type="checkbox"/> 27512
EPROM address	EPROM address
0000 ₁₆	0000 ₁₆
000F ₁₆	000F ₁₆
0010 ₁₆	0010 ₁₆
407F ₁₆	C07F ₁₆
4080 ₁₆	C080 ₁₆
7FFD ₁₆	FFFD ₁₆
7FFE ₁₆	FFFE ₁₆
7FFF ₁₆	FFFF ₁₆

In the address space of the microcomputer, the internal ROM area is from address C080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".
- (2) The ASCII codes of the product name "M38203M4L" must be entered in addresses 0000₁₆ to 0008₁₆. And set the data "FF₁₆" in addresses 0009₁₆ to 000F₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address		Address	
0000 ₁₆	'M' = 4D ₁₆	0008 ₁₆	'L' = 4C ₁₆
0001 ₁₆	'3' = 33 ₁₆	0009 ₁₆	FF ₁₆
0002 ₁₆	'8' = 38 ₁₆	000A ₁₆	FF ₁₆
0003 ₁₆	'2' = 32 ₁₆	000B ₁₆	FF ₁₆
0004 ₁₆	'0' = 30 ₁₆	000C ₁₆	FF ₁₆
0005 ₁₆	'3' = 33 ₁₆	000D ₁₆	FF ₁₆
0006 ₁₆	'M' = 4D ₁₆	000E ₁₆	FF ₁₆
0007 ₁₆	'4' = 34 ₁₆	000F ₁₆	FF ₁₆

GZZ-SH08-63B<45B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38203M4LXXXFP/GP/HP
mitsubishi electric

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=△\$8000 .BYTE △ 'M38203M4L'	*=△\$0000 .BYTE △ 'M38203M4L'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38203M4LXXXFP, 80P6S for M38203M4LXXXGP, 80P6D for M38203M4LXXXHP) and attach it to the mask ROM confirmation form.

※ 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator?

- ☐ Ceramic resonator ☐ Quartz crystal
☐ External clock input ☐ Other ()

At what frequency? f(X_{IN}) = MHz

(2) Which function will you use the pins P7₁/X_{CIN} and P7₀/X_{COU}T as P7₁ and P7₀, or X_{CIN} and X_{COU}T?

- ☐ Ports P7₁ and P7₀ function ☐ X_{CIN} and X_{COU}T function (external resonator)

※ 4. Comments

APPENDIX

3.6 Mask ROM ordering method

GZZ-SH08-46B<43B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM

SINGLE-CHIP MICROCOMPUTER M38203M2LXXXFP/GP/HP

MITSUBISHI ELECTRIC

Receipt

Date:

Section head signature

Supervisor signature

Note : Please fill in all items marked *.

* Customer	Company name	TEL ()	Issuance signature	Submitted by	Supervisor
	Date issued	Date:			

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :

☐ M38203M2LXXXFP

☐ M38203M2LXXXGP

☐ M38203M2LXXXHP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type (indicate the type used)

☐ 27256

☐ 27512

EPROM address

0000₁₆

000F₁₆

0010₁₆

607F₁₆

6080₁₆

7FFD₁₆

7FFE₁₆

7FFF₁₆

Product name
ASCII code :
'M38203M2L'

data
ROM 8062 bytes

EPROM address

0000₁₆

000F₁₆

0010₁₆

E07F₁₆

E080₁₆

FFFD₁₆

FFFE₁₆

FFFF₁₆

Product name
ASCII code :
'M38203M2L'

data
ROM 8062 bytes

In the address space of the microcomputer, the internal ROM area is from address E080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

(1) Set the data in the unused area (the shaded area of the diagram) to "FF₁₆".

(2) The ASCII codes of the product name "M38203M2L" must be entered in addresses 0000₁₆ to 0008₁₆. And set the data "FF₁₆" in addresses 0009₁₆ to 000F₁₆. The ASCII codes and addresses are listed to the right in hexadecimal notation.

Address

0000₁₆

0001₁₆

0002₁₆

0003₁₆

0004₁₆

0005₁₆

0006₁₆

0007₁₆

'M' = 4D₁₆

'3' = 33₁₆

'8' = 38₁₆

'2' = 32₁₆

'0' = 30₁₆

'3' = 33₁₆

'M' = 4D₁₆

'2' = 32₁₆

Address

0008₁₆

0009₁₆

000A₁₆

000B₁₆

000C₁₆

000D₁₆

000E₁₆

000F₁₆

'L' = 4C₁₆

FF₁₆

FF₁₆

FF₁₆

FF₁₆

FF₁₆

FF₁₆

FF₁₆

3-50

3820 GROUP USER'S MANUAL

(1/2)

GZZ-SH08-46B<43B0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM
SINGLE-CHIP MICROCOMPUTER M38203M2LXXXFP/GP/HP
mitsubishi electric

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

EPROM type	27256	27512
The pseudo-command	*=△\$8000 .BYTE △ 'M38203M2L'	*=△\$0000 .BYTE △ 'M38203M2L'

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

※ 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N for M38203M2LXXXFP, 80P6S for M38203M2LXXXGP, 80P6D for M38203M2LXXXHP) and attach it to the mask ROM confirmation form.

※ 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the X_{IN}-X_{OUT} oscillator?

- ☐ Ceramic resonator ☐ Quartz crystal
☐ External clock input ☐ Other ()

At what frequency? f(X_{IN}) = MHz

(2) Which function will you use the pins P7₁/X_{CIN} and P7₀/X_{COU}T as P7₁ and P7₀, or X_{CIN} and X_{COU}T?

- ☐ Ports P7₁ and P7₀ function ☐ X_{CIN} and X_{COU}T function (external resonator)

※ 4. Comments

APPENDIX

3.7 Mark specification from


3.7 Mark specification from

80P6S (80-PIN QFP) MARK SPECIFICATION FORM 80P6D (80-PIN Fine-pitch QFP)

Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark




Mitsubishi IC catalog name

Mitsubishi IC catalog name

Mitsubishi product number
(6-digit, or 7-digit)

B. Customer's Parts Number + Mitsubishi IC Catalog Name



Customer's Parts Number

Note : The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note1 : The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

3: Customer's parts number can be up to 10 alphanumeric characters for capital letters, hyphens, commas, periods and so on.


4: If the Mitsubishi logo is not required, check the box below.

☐ Mitsubishi logo is not required

☐

5: The allocation of Mitsubishi IC catalog name and Mitsubishi product number is different on the package owing to the number of Mitsubishi IC catalog name's characters, and the requiring Mitsubishi logo or not.

C. Special Mark Required



Note1 : If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible. Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.

2: If special character fonts (e.g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special character fonts required


☐

80P6N (80-PIN QFP) MARK SPECIFICATION FORM

Mitsubishi IC catalog name


Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



Mitsubishi IC catalog name

B. Customer's Parts Number + Mitsubishi Catalog Name



Customer's parts number

Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Note3: Customer's parts number can be up to 14 characters:

Only 0~9, A~Z, +, -, /, (,), &, ©, . (period), and , (comma) are usable.


4: If the Mitsubishi logo is not required, check the box below.

☐ Mitsubishi logo is not required

Note1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

C. Special Mark Required



Note1: If the special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required

☐

The standard Mitsubishi font is used for all characters except for a logo.


APPENDIX

3.8 Package outlines

3.8 Package outlines


80P6D—A

Plastic 80pin 12X12mm body LQFP




80P6N—A

Plastic 80pin 14X20mm body QFP




80P6S-A

Plastic 80pin 14×14mm body QFP



80D0

Glass seal 80pin QFN



APPENDIX


3.9 SFR Allocation

3.9 SFR Allocation

0000 ₁₆	Port P0 (P0)	0020 ₁₆	Timer X (low-order) (TXL)
0001 ₁₆	Port P0 direction register (P0D)	0021 ₁₆	Timer X (high-order) (TXH)
0002 ₁₆	Port P1 (P1)	0022 ₁₆	Timer Y (low-order) (TYL)
0003 ₁₆	Port P1 direction register (P1D)	0023 ₁₆	Timer Y (high-order) (TYH)
0004 ₁₆	Port P2 (P2)	0024 ₁₆	Timer 1 (T1)
0005 ₁₆	Port P2 direction register (P2D)	0025 ₁₆	Timer 2 (T2)
0006 ₁₆	Port P3 (P3)	0026 ₁₆	Timer 3 (T3)
0007 ₁₆		0027 ₁₆	Timer X mode register (TXM)
0008 ₁₆	Port P4 (P4)	0028 ₁₆	Timer Y mode register (TYM)
0009 ₁₆	Port P4 direction register (P4D)	0029 ₁₆	Timer 123 mode register (T123M)
000A ₁₆	Port P5 (P5)	002A ₁₆	φ output control register (CKOUT)
000B ₁₆	Port P5 direction register (P5D)	002B ₁₆	
000C ₁₆	Port P6 (P6)	002C ₁₆	
000D ₁₆	Port P6 direction register (P6D)	002D ₁₆	
000E ₁₆	Port P7 (P7)	002E ₁₆	
000F ₁₆	Port P7 direction register (P7D)	002F ₁₆	
0010 ₁₆		0030 ₁₆	
0011 ₁₆		0031 ₁₆	
0012 ₁₆		0032 ₁₆	
0013 ₁₆		0033 ₁₆	
0014 ₁₆		0034 ₁₆	
0015 ₁₆		0035 ₁₆	
0016 ₁₆	PULL register A (PULL A)	0036 ₁₆	
0017 ₁₆	PULL register B (PULL B)	0037 ₁₆	Watchdog timer control register (WDTCN)
0018 ₁₆	Transmit/Receive buffer register (TB/RB)	0038 ₁₆	Segment output enable register (SEG)
0019 ₁₆	Serial I/O1 status register (SIO1STS)	0039 ₁₆	LCD mode register (LM)
001A ₁₆	Serial I/O1 control register (SIO1CON)	003A ₁₆	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART control register (UARTCON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator (BRG)	003C ₁₆	Interrupt request register 1(IREQ1)
001D ₁₆	Serial I/O2 control register (SIO2CON)	003D ₁₆	Interrupt request register 2(IREQ2)
001E ₁₆		003E ₁₆	Interrupt control register 1(ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F ₁₆	Interrupt control register 2(ICON2)

Memory map of special function register (SFR)


3.10 Pin configuration



Pin configuration of M38203M4-XXXFP

APPENDIX

3.10 Pin configuration



Pin configuration of M38203M4-XXXGP/ HP

mitsubishi semiconductors
user's manual
3820Group

Jul. First Edition 1995

Edited by
Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by
Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission
of Mitsubishi Electric Corporation.

©1995 **MITSUBISHI ELECTRIC CORPORATION**

User's Manual

3820 Group



MITSUBISHI ELECTRIC CORPORATION

HEAD OFFICE: MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100. TELEX: J24532 CABLE: MELCO TOKYO