

12-Bit Serial Input Multiplying D/A Converter

DAC8043A

FEATURES

Compact SO-8 and TSSOP Packages
True 12-Bit Accuracy
+5 V Operation @ <10 µA
Fast 3-Wire Serial Input
Fast 1 µs Settling Time
2.4 MHz 4-Quadrant Multiply BW
Pin-for-Pin Upgrade for DAC8043
Standard and Rotated Pinout

APPLICATIONS

Ideal for PLC Applications in Industrial Control Programmable Amplifiers and Attenuators Digitally Controlled Calibration and Filters Motion Control Systems

GENERAL DESCRIPTION


The DAC8043A is an improved high accuracy 12-bit multiplying digital-to-analog converter in space-saving 8-lead packages. Featuring serial input, double buffering and excellent analog performance, the DAC8043A is ideal for applications where PC board space is at a premium. Improved linearity and gain error performance permit reduced parts count through the elimination of trimming components. Separate input clock and load DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in/parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC and control logic. Serial data is clocked into the input register on the rising edge of the CLOCK pulse. When the new data word has been clocked in, it is loaded into the DAC register with the $\overline{\rm LD}$ input pin. Data in the DAC register is converted to an output current by the D/A converter.

Consuming only 10 μ A from a single +5 V power supply, the DAC8043A is the ideal low power, small size, high performance solution to many application problems.

The DAC8043A is specified over the extended industrial (-40°C to +85°C) temperature range. DAC8043A is available in plastic DIP, and the low profile 1.75 mm height SO-8 surface mount packages. The DAC8043AFRU is available for ultracompact applications in a thin 1.1 mm TSSOP-8 package.

FUNCTIONAL BLOCK DIAGRAM






Figure 1. Integral Nonlinearity Error vs. Code

DAC8043A—SPECIFICATIONS

$\textbf{ELECTRICAL CHARACTERISTICS} \ \ (@V_{DD} = +5 \ \text{V}, \ V_{REF} = +10 \ \text{V}, -40 ^{\circ}\text{C} < T_A < +85 ^{\circ}\text{C}, \ unless \ otherwise \ noted.) }$

| Parameter | Symbol | Condition | E Grade | F Grade | Units |
|---|-----------------------|---|---------------|---------------|-----------------------------------|
| STATIC PERFORMANCE | | | | | |
| Resolution | N | | 12 | 12 | Bits |
| Relative Accuracy | INL | | ±0.5 | ±1.0 | LSB max |
| Differential Nonlinearity | DNL | All Grades Monotonic to 12 Bits | ±0.5 | ±1.0 | LSB max |
| Gain Error ¹ | G _{ESE} | $T_A = +25^{\circ}C$, Data = FFF _H | ±1.0 | ±2.0 | LSB max |
| | -F3E | $T_A = -40^{\circ}\text{C}, +85^{\circ}\text{C}, \text{ Data} = \text{FFF}_{\text{H}}$ | ±2.0 | ±2.0 | LSB max |
| Gain Tempco ² | TCG_{FS} | I _{OUT} Pin Measured | ±5 | ±5 | ppm/°C max |
| Output Leakage Current | I _{LKG} | Data = 000 _H , I _{OUT} Pin Measured | ±5 | ±5 | nA max |
| | LKG | $T_A = -40^{\circ}\text{C}$, +85°C, Data = 000 _H , I_{OUT} Pin Measured | | ±25 | nA max |
| Zero-Scale Error ³ | I _{ZSE} | Data = 000 _H | 0.03 | 0.03 | LSB max |
| 2470 04414 21101 | -ZSE | $T_A = -40^{\circ}\text{C}, +85^{\circ}\text{C}, \text{ Data} = 000_{\text{H}}$ | 0.15 | 0.15 | LSB max |
| REFERENCE INPUT | | | | | |
| Input Resistance | R _{REF} | Absolute Tempco < 50 ppm/°C | 7/15 | 7/15 | kΩ min/max |
| Input Capacitance ² | C _{REF} | Thosolate Tempeo v 50 ppm C | 5 | 5 | pF typ |
| | CREF | | , |) | pr typ |
| ANALOG OUTPUT Output Capacitance ² | C | Data = 000 _H | 25 | 25 | an Er trom |
| Output Capacitance | C _{OUT} | Data = 000 _H Data = FFF _H | 25 30 | 25 30 | pF typ |
| | | Data = FFF _H | 30 | 30 | pF typ |
| DIGITAL INPUTS | | | | | |
| Digital Input Low | V_{IL} | | 0.8 | 0.8 | V max |
| Digital Input High | V_{IH} | | 2.4 | 2.4 | V min |
| Input Leakage Current | I_{IL} | $V_{LOGIC} = 0 V \text{ to } +5 V$ | $0.001/\pm 1$ | $0.001/\pm 1$ | μA typ/max |
| Input Capacitance ² | C _{IL} | $V_{LOGIC} = 0 V$ | 10 | 10 | pF max |
| INTERFACE TIMING ^{2, 4} | | | | | |
| Data Setup | t _{DS} | | 10 | 10 | ns min |
| Data Hold | t _{DH} | | 5 | 5 | ns min |
| Clock Width High | t _{CH} | | 25 | 25 | ns min |
| Clock Width Low | t _{CL} | | 25 | 25 | ns min |
| Load Pulsewidth | t _{LD} | | 25 | 25 | ns min |
| LSB CLK to LD DAC | t _{ASB} | | 0 | 0 | ns min |
| AC CHARACTERISTICS ^{1, 2} | | | | | |
| Output Current Settling Time | t _S | To ±0.01% of Full Scale, Ext Op Amp OP42 | 1 | 1 | us max |
| DAC Glitch | Q | Data = 000_{H} to FFF_{H} to 000_{H} , $V_{\text{REF}} = 0 \text{ V}$ | 20 | 20 | nVs max |
| Feedthrough (V _{OUT} /V _{REF}) | FT | $V_{REF} = 20 \text{ V p-p, Data} = 000_{\text{H}}, \text{ f} = 10 \text{ kHz}$ | 1 | 1 | mV p-p |
| Total Harmonic Distortion | THD | $V_{REF} = 20 \text{ V p-p}$, $Data = 000 \text{H}$, $I = 10 \text{ RHz}$ $V_{REF} = 6 \text{ V rms}$, $Data = FFF_{H}$, $f = 1 \text{ kHz}$ | _85 | -85 | dB typ |
| Output Noise Density ⁵ | | $v_{REF} = 0$ v fins, Data = 1.1.1., $v_{REF} = 1$ kHz 10 Hz to 100 kHz Between v_{FB} and v_{OUT} | 17 | 17 | $\frac{dD}{dV} \frac{dV}{Hz} max$ |
| Multiplying Bandwidth | e _n BW | -3 dB, V_{OUT}/V_{REF} , $V_{REF} = 100$ mV rms, Data = FFF _H | 2.4 | 2.4 | |
| | ъw | -3 db, v _{OUT} /v _{REF} , v _{REF} - 100 mv ms, Data = FFF _H | 2.4 | 2.4 | MHz typ |
| SUPPLY CHARACTERISTICS | | | / | / | |
| Power Supply Range | V _{DD RANGE} | | 4.5/5.5 | 4.5/5.5 | V min/max |
| Positive Supply Current | I_{DD} | $V_{LOGIC} = 0 V \text{ or } V_{DD}$ | 10 | 10 | μA max |
| Power Dissipation | P _{DISS} | $V_{LOGIC} = 0 \text{ V or } V_{DD}$ | 50 | 50 | μW max |
| Power Supply Sensitivity | PSS | $\Delta V_{\mathrm{DD}} = \pm 5\%$ | 0.002 | 0.002 | %/% max |

NOTES

Specifications subject to change without notice.

-2- REV. 0

 $^{^{1}}$ Using internal feedback resistor R_{FB} , see Figure 19 test circuit with V_{REF} = +10 V.

²These parameters are guaranteed by design and not subject to production testing.

 $^{^{3}}$ Calculated from worst case R_{REF} : $I_{ZSE}(LSB) = (R_{REF} \times I_{LKG} \times 4096)/V_{REF}$.

 $^{^4}$ All input control signals are specified with t_R = t_F = 2 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

⁵Calculation from $e_n = \sqrt{4KTRB}$ where: K = Boltzmann Constant $(J/^{\circ}K)$, R = Resistance (Ω) , T = Resistor Temperature $(^{\circ}K)$, B = 1 Hz Bandwidth.

ABSOLUTE MAXIMUM RATINGS*

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

| Model | INL (LSB) | Temp | Package Description | Package Option |
|-------------|--------------|-----------|------------------------|-------------------|
| DAC8043AEP | ±0.5 | -40/+85°C | 8-Lead P-DIP | N-8 |
| DAC8043AES | ±0.5 | -40/+85°C | 8-Lead SOIC | SO-8 |
| DAC8043A1ES | ±0.5 | -40/+85°C | 8-Lead SOIC | SO-8 |
| DAC8043AFP | ±1.0 | -40/+85°C | 8-Lead P-DIP | N-8 |
| DAC8043AFS | ±1.0 | -40/+85°C | 8-Lead SOIC | SO-8 |
| DAC8043A1FS | ±1.0 | -40/+85°C | 8-Lead SOIC* | SO-8 |
| DAC8043AFRU | ±1.0 | -40/+85°C | TSSOP-8 | RU-8 |
| | | | | |

NOTES

The DAC8043A contains 346 transistors. The die size measures 70.3 mil \times 57.1 mil, 4014 sq mil.

TSSOP-8 Package Branding:

Line 1: yww (data code: year, work week).


Line 2: 8043A.

PIN FUNCTION DESCRIPTIONS


| #(*) | Name | Function | |
|-------|-------------------|--|--|
| 1(7) | V _{REF} | DAC Reference Input Pin. Establishes DAC full scale voltage. Constant input resistance versus code. | |
| 2 (8) | R_{FB} | Internal Matching Feedback Resistor. Connect to external op amp output. | |
| 3 (1) | I_{OUT} | DAC Current Output, full-scale output 1 LSB less than reference input voltage –V _{REF} . | |
| 4(2) | GND | Analog and Digital Ground. | |
| 5 (3) | LD | Load Strobe, Level-Sensitive Digital Input. Transfers shift-register data to DAC register while active low. See truth table for operation. | |
| 6 (4) | SRI | 12-Bit Serial Register Input, data loads directly into the shift register MSB first. Extra leading bits are ignored. | |
| 7 (5) | CLK | Clock Input, positive-edge clocks data into shift register. | |
| 8 (6) | V_{DD} | Positive Power Supply Input. Specified range of operation +5 V \pm 10%. | |

^{*}Note Pin numbers in parenthesis represent the rotated pinout of the DAC8043A1ES and DAC8043A1FS models.

DAC8043AE/F PIN CONFIGURATIONS



DAC8043A1E AND DAC8043A1F PIN CONFIGURATION (Rotated Pinout)



CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC8043A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 –3–

^{*}The DAC8043A1ES and DAC8043A1FS have a rotated pinout.




Figure 2. Timing Diagram

Table I. Control-Logic Truth Table

| CLK | ID | Serial Shift Register Function | DAC Register Function |
|-------------|---------------|--|--|
| † L L | L | Shift-Register-Data Advanced One Bit No Effect No Effect | Latched Updated with Current Shift Register Contents Latched All Zeros |

NOTES

The DAC Register $\overline{\text{LD}}$ input is level-sensitive. Any time $\overline{\text{LD}}$ is logic-low data in the serial register will directly control the switches in the R-2R DAC ladder.

-4-

Typical Performance Characteristics




Figure 3. Total Unadjusted Error Histogram




Figure 4. Full-Scale Output Tempco Histogram

REV. 0

[†] positive logic transition.




Figure 5. Supply Current vs. Logic Input Voltage




Figure 6. Supply Current vs. Temperature




Figure 7. Supply Current vs. Clock Frequency




Figure 8. Power Supply Rejection vs. Frequency




Figure 9. Linearity Error vs. Digital Code




Figure 10. Linearity Error vs. External Op Amp V_{OS}

REV. 0 -5-




Figure 11. Midscale Transition Performance




Figure 12. Large Signal Settling Time




Figure 13. Reference Multiplying Bandwidth vs. Frequency and Code




Figure 14. Linearity Error vs. Reference Voltage




Figure 15. Long-Term Drift Accelerated by Burn-In




Figure 16. THD vs. Frequency

-6- REV. 0

PARAMETER DEFINITIONS INTEGRAL NONLINEARITY (INL)

This is the single most important DAC specification. ADI measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs. Refer to Analog Devices Data Reference Manual for additional digital-to-analog converter definitions.

INTERFACE LOGIC INFORMATION

The DAC8043A has been designed for ease of operation. The timing diagram, Figure 2, illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first. Once the 12-bit input register is full, the data is transferred to the DAC register by taking $\overline{\text{LD}}$ momentarily low.

DIGITAL SECTION

The DAC8043A's digital inputs, SRI, LD, and CLK, are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input (VIN) passes through the transition region. See the Supply Current vs. Logic Input Voltage graph located in the typical performance characteristics curves. Maintaining the digital input voltage levels as close as possible to the supplies, VDD and GND, minimizes supply current consumption. The DAC8043A's digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 17 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.




Figure 17. Digital Input Protection

GENERAL CIRCUIT INFORMATION

The DAC8043A is a 12-bit multiplying D/A converter with a very low temperature coefficient. It contains an R-2R resistor ladder network, data input and control logic, and two data registers.

The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.

The analog portion of the DAC8043A contains an inverted R-2R ladder network consisting of silicon-chrome, highly-stable (+50 ppm/ $^{\circ}$ C) thin-film resistors, and twelve pairs of NMOS current-steering switches, see Figure 18. These switches steer binarily weighted currents into either I_{OUT} or GND; this yields a constant current in each ladder leg, regardless of digital input

code. This constant current results in a constant input resistance at V_{REF} equal to R. The V_{REF} input may be driven by any reference voltage or current, ac or dc that is within the limits stated in the Absolute Maximum Ratings.




Figure 18. Simplified DAC Circuit

The twelve output current steering NMOS FET switches are in series with each R-2R resistor.

To further ensure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. Figure 18 shows the location of the series switches. During any testing of the resistor ladder or $R_{\rm FEEDBACK}$ (such as incoming inspection), $V_{\rm DD}$ must be present to turn "ON" these series switches.

DYNAMIC PERFORMANCE OUTPUT IMPEDANCE

The DAC8043A's output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the I_{OUT} terminal, may be between 10 k Ω (the feedback resistor alone when all digital inputs are LOW) and 7.5 k Ω (the feedback resistor in parallel with approximate 30 k Ω of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.

APPLICATIONS INFORMATION

In most applications, linearity depends upon the potential of the $I_{\rm OUT}$ and GND pins being at the same voltage potential. The DAC is connected to an external precision op amp inverting input. The external amplifiers noninverting input should be tied directly to ground without the usual bias current compensating resistor. (See Figures 19 and 20.) The selected amplifier should have a low input bias current and low drift over temperature. The amplifiers input offset voltage should be nulled to less than 200 microvolts (less than 10% of 1 LSB). All grounded pins should tie to a single common ground point to avoid ground loops. The $V_{\rm DD}$ power supply should have a low noise level with adequate bypassing. It is best to operate the DAC8043A from the analog power supply and grounds.

REV. 0 -7-

UNIPOLAR 2-QUADRANT MULTIPLYING

The most straightforward application of the DAC8043A is in the 2-quadrant multiplying configuration shown in Figure 19. If the reference input signal is replaced with a fixed dc voltage reference, the DAC output will provide a proportional dc voltage output according to the transfer equation:

$$V_{OUT} = -D/4096 \times V_{REF}$$

where D is the decimal data loaded into the DAC register and V_{REF} is the externally applied reference voltage source.




Figure 19. Unipolar (2-Quadrant) Operation

BIPOLAR 4-QUADRANT MULTIPLYING

Figure 20 shows a suggested circuit to achieve 4-quadrant multiplying operation. The summing amplifier multiplies V_{OUT1} by 2, and offsets the output with the reference voltage so that a midscale digital input code of 2048 places V_{OUT2} at zero volts.

The negative full-scale voltage will be V_{REF} when the DAC is loaded with all zeros. The positive full-scale output will be $-(V_{REF}-1\ LSB)$ when the DAC is loaded with all ones. Thus the digital coding is offset binary. The voltage output transfer equation for various input data and reference (or signal) values follows:

$$V_{OUT2} = (D/2048 - 1) \times -V_{REF}$$

where D is the decimal data loaded into the DAC register and V_{REF} is the externally applied reference voltage source.

Precision resistors will be necessary to avoid ratio errors. Otherwise trimming will be required to achieve full accuracy specifications available from the DAC8043A device. See the various Analog Devices Digital Potentiometer products for automated trimming solutions (e.g., the AD5204 for low voltage applications or the AD7376 for high voltage applications).





Figure 20. Bipolar (4-Quadrant) Operation


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


8-Lead Plastic DIP (N-8)



8-Lead SOIC (SO-8)



8-Lead TSSOP (RU-8)



-8- REV. 0