- Low-Voltage Differential Drivers and Receivers for Half-Duplex Operation
- Signaling Rates up to 400 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates from a Single 3.3 V Supply
- Low-Voltage Differential Signaling with Typical Output Voltages of 340 mV with a 50-Ω Load
- Propagation Delay Times

Driver: 1.7 ns TypReceiver: 3.7 ns Typ

Power Dissipation at 200 MHz

Driver: 50 mW TypicalReceiver: 60 mW Typical

LVTTL Input Levels are 5 V Tolerant


- Driver is High Impedance When Disabled or With V<sub>CC</sub> < 1.5 V</li>
- Receiver has Open-Circuit Fail Safe
- Surface-Mount Packaging
  - D Package (SOIC)
  - DGK Package (MSOP) ('LVDM179 Only)

#### description


The SN65LVDM179. SN65LVDM180. SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps. These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50-Ω load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of 100 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of these devices and signaling technique is half-duplex or multiplex baseband data transmission over controlled impedance media of approximately  $100\text{-}\Omega$  characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables.


#### SN65LVDM179D (Marked as DM179 or LVM179) SN65LVDM179DGK (Marked as M79) (TOP VIEW)




# SN65LVDM180D (Marked as LVDM180) (TOP VIEW)



#### SN65LVDM050D (Marked as LVDM050)



## SN65LVDM051D (Marked as LVDM051) (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### description (continued)

#### **AVAILABLE OPTIONS**

	PACKAGE				
TA	SMALL OUTLINE (D)	SMALL OUTLINE (DGK)			
	SN65LVDM050D	_			
-40°C to 85°C	SN65LVDM051D	_			
-40°C 10 85°C	SN65LVDM179D	SN65LVDM179DGK			
	SN65LVDM180D	_			

#### NOTE:

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.

The SN65LVDM179, SN65LVDM180, SN65LVDM050, and SN65LVDM051 are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

#### **Function Tables**

#### **SN65LVDM179 RECEIVER**

INPUTS	OUTPUT
$V_{ID} = V_A - V_B$	R
V <sub>ID</sub> ≥ 100 mV	Н
-100 MV < V <sub>ID</sub> < 100 mV	?
V <sub>ID</sub> ≤ −100 mV	L
Open	Н

H = high level, L = low level, ? = indeterminate

#### **SN65LVDM179 DRIVER**

INPUT	OUTPUTS				
D	Υ	Z			
L	L	Н			
Н	Н	L			
Open	L	Н			

H = high level, L = low level

## SN65LVDM180, SN65LVDM050, and SN65LVDM051 RECEIVER

INPUTS		OUTPUT
$V_{ID} = V_A - V_B$	RE	R
$V_{ID} \ge 100 \text{ mV}$	L	Н
-100 MV < V <sub>ID</sub> < 100 mV	L	?
$V_{ID} \le -100 \text{ mV}$	L	L
Open	L	Н
X	Н	Z

H = high level, L = low level, Z = high impedance,

X = don't care




## SN65LVDM180, SN65LVDM050, and SN65LVDM051 DRIVER

INPUTS		OUTPUTS			
D	DE	Y Z			
L	Н	L	Н		
Н	Н	Н	L		
Open	Н	L	Н		
Х	L	Z	Z		

H = high level, L = low level, Z = high impedance, X = don't care

### equivalent input and output schematic diagrams



## SN65LVDM179, SN65LVDM180, SN65LVDM050, SN65LVDM051 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SLLS324B - DECEMBER 1998 - REVISED MARCH 2000

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Voltage range (D, R, DE, RE)	–0.5 V to 6 V
Voltage range (Y, Z, A, and B)	0.5 V to 4 V
Electrostatic discharge (Y, Z, A, B, and GND) (see Note 2)	CLass 3, A:12 kV, B:600 V
All	Class 3, A:7 kV, B:500 V
Continuous power dissipation	see dissipation rating table
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	250°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C <sup>†</sup>	T <sub>A</sub> = 85°C POWER RATING
D8	725 mW	5.8 mW/°C	377 mW
D14 or D16	950 mW	7.8 mW/°C	494 mW
DGK	424 mW	3.4 mW/°C	220 mW

<sup>†</sup>This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Magnitude of differential input voltage, V <sub>ID</sub>	0.1		0.6	V
Common–mode input voltage, V <sub>IC</sub> (see Figure 6)	$\frac{\left V_{\text{ID}}\right }{2}$	:	$2.4 - \frac{ V_{ID} }{2}$	V
			V <sub>CC</sub> -0.8	
Operating free–air temperature, T <sub>A</sub>	-40		85	°C



NOTES: 1. All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

<sup>2.</sup> Tested in accordance with MIL-STD-883C Method 3015.7.

# SN65LVDM179, SN65LVDM180, SN65LVDM050, SN65LVDM051 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SLLS324B - DECEMBER 1998 - REVISED MARCH 2000

# device electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAME	ΓER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
		SN65LVDM179	No receiver load, Driver R <sub>L</sub> = $50 \Omega$		10	15	mA
		Driver and receiver enabled, No receiver load, Driver $R_L = 50 \ \Omega$		10	15		
		SN65LVDM180	Driver enabled, Receiver disabled, $R_L$ = 50 $\Omega$		9	13	mA
		Supply current SN65LVDM050	Driver disabled, Receiver enabled, No load		1.7	5	
			Disabled		0.5	2	
Icc	Supply current		Drivers and receivers enabled, No receiver loads, Driver R <sub>L</sub> = 50 $\Omega$		19	27	
			Drivers enabled, Receivers disabled, R <sub>L</sub> = 50 $\Omega$		16	24	mA
	Drivers disabled, Receivers enabled, No lo	Drivers disabled, Receivers enabled, No loads		4	6		
		Disabled	Disabled		0.5	1	
		SN65LVDM051	Drivers enabled, No receiver loads, Driver R <sub>L</sub> = 50 $\Omega$		19	27	mA
		SINUSEV DIVIOST	Drivers disabled, No loads		4	6	шА

<sup>†</sup> All typical values are at 25°C and with a 3.3 V supply.

## driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
IV <sub>OD</sub> I	Differential output voltage magnitude		Pt = 50 O	247	340	454		
Δ V <sub>OD</sub>	Change in differential output voltage magnitude betwee states	een logic	$R_L = 50 \Omega$ , See Figure 1 and Figure 2	-50		50	mV	
Voc(ss)	Steady-state common-mode output voltage			1.125	1.2	1.375	V	
ΔV <sub>OC</sub> (SS)	Change in steady-state common-mode output voltage logic states	between	See Figure 3	-50		50	mV	
VOC(PP)	Peak-to-peak common-mode output voltage				50	150	mV	
l	High-level input current	DE	- V <sub>IH</sub> = 5 V		-0.5	-20	μΑ	
lіН	riigir-ievei iripat carrent	D			2	20	μΑ	
1	Low-level input current	DE	V <sub>IL</sub> = 0.8 V		-0.5	-10	μА	
۱۱۲	Low-level input current	D	V L = 0.0 V	VIL = 0.8 V		2	10	μΑ
loo	Chart aircuit autaut aurrant		VOY or $VOZ = 0$ V		7	10	mA	
los	Short-circuit output current		$V_{OD} = 0 V$	7		10	IIIA	
la-	High impodence output output		V <sub>OD</sub> = 600 mV			±1	^	
loz	High-impedance output current		VO = 0 V or VCC			±1	μΑ	
lO(OFF)	Power-off output current		$V_{CC} = 0 \text{ V}, V_{O} = 3.6 \text{ V}$			±1	μΑ	
C <sub>IN</sub>	Input capacitance	<u> </u>			3		pF	

# SN65LVDM179, SN65LVDM180, SN65LVDM050, SN65LVDM051 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SLLS324B - DECEMBER 1998 - REVISED MARCH 2000

# receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>ITH+</sub>	Positive-going differential input voltage threshold	See Figure 5 and Table 1			100	mV
V <sub>ITH</sub> _	Negative-going differential input voltage threshold	See Figure 5 and Table 1	-100			IIIV
VOH	High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
1.	Input current (A or B inputs)	V <sub>I</sub> = 0	-2	-11	-20	μΑ
''	input current (A of B inputs)	V <sub>I</sub> = 2.4 V	-1.2	-3		μΑ
I <sub>I</sub> (OFF)	Power-off input current (A or B inputs)	VCC = 0			±20	μΑ
lін	High-level input current (enables)	V <sub>IH</sub> = 5 V			10	μΑ
I <sub>I</sub> L	Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			10	μΑ
loz	High-impedance output current	V <sub>O</sub> = 0 or 5 V			±10	μΑ
Cl	Input capacitance			5		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

# driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			1.7	2.7	ns
tPHL	Propagation delay time, high-to-low-level output	$R_L = 50\Omega$ , $C_L = 10 pF$ ,		1.7	2.7	ns
t <sub>r</sub>	Differential output signal rise time			0.6	1	ns
t <sub>f</sub>	Differential output signal fall time	See Figure 6		0.6	1	ns
tsk(p)	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  )			250		ps
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>‡</sup>	7		100		ps
<sup>t</sup> PZH	Propagation delay time, high-impedance-to-high-level output			6	10	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	See Figure 7		6	10	ns
<sup>t</sup> PHZ	Propagation delay time, high-level-to-high-impedance output	See Figure /		4	10	ns
t <sub>pLZ</sub>	Propagation delay time, low-level-to-high-impedance output			5	10	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

 $<sup>\</sup>ddagger t_{Sk(0)}$  is the maximum delay time difference between drivers on the same device.

# receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			3.7	4.5	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 10 pF, See Figure 6		3.7	4.5	ns
tsk(p)	Pulse skew ( $ t_{pHL} - t_{pLH} $ )	Oco i iguro o		0.1		ns
t <sub>sk(o)</sub>	Channel-to-channel output skew			0.2		ns
t <sub>r</sub>	Output signal rise time	C <sub>L</sub> = 10 pF,		0.7	1.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 6		0.9	1.5	ns
<sup>t</sup> PZH	Propagation delay time, high-level-to-high-impedance output			2.5		ns
tPZL	Propagation delay time, low-level-to-low-impedance output	Coo Figure 7		2.5		ns
<sup>t</sup> PHZ	Propagation delay time, high-impedance-to-high-level output	See Figure 7		7		ns
tPLZ	Propagation delay time, low-impedance-to-high-level output			4		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

#### PARAMETER MEASUREMENT INFORMATION

#### driver






Figure 1. Driver Voltage and Current Definitions

#### driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



### driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns .  $C_1$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

#### PARAMETER MEASUREMENT INFORMATION

#### receiver





Figure 5. Receiver Voltage Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES (V)		RESULTING DIFFERENTIAL INPUT VOLTAGE (mV)	RESULTING COMMON- MODE INPUT VOLTAGE (V)		
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		


### receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_{\Gamma}$  or  $t_{f} \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.  $C_{L}$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

**Figure 6. Timing Test Circuit and Waveforms** 

#### receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.




Figure 7. Enable/Disable Time Test Circuit and Waveforms



#### **TYPICAL CHARACTERISTICS**

# COMMON-MODE INPUT VOLTAGE vs








Figure 8






#### TYPICAL CHARACTERISTICS





**DRIVER** HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME



LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE 2.5 <sup>t</sup> PLH - Low-To-High Propagation Delay Time - ns 2  $V_{CC} = 3.3 \overline{V}$ V<sub>CC</sub> = 3 V  $V_{CC} = 3.6 V$ 1.5 -30 **-50** -10 10 50 90 30 70 T<sub>A</sub> - Free-Air Temperature - °C

**DRIVER** 

Figure 13 Figure 14

**RECEIVER** 

#### **TYPICAL CHARACTERISTICS**

## **RECEIVER** HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME FREE-AIR TEMPERATURE PLH - High-To-Low Level Propagation Dealy Time - ns 4.5 $V_{CC} = 3.3 V$ $V_{CC} = 3 V$ 3.5 V<sub>CC</sub> = 3.6 V 3 2.5 -50 90 -30 -10 10 30 50 70 T<sub>A</sub> - Free-Air Temperature - °C

Figure 15

### LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE PLH - Low-To-High Level Propagation Delay Time - ns 4.5 VCC = 3 V4 V<sub>CC</sub> = 3.3 V 3.5 V<sub>CC</sub> = 3.6 V 3 2.5 \_50 -30 10 30 50 70 90 $T_A$ – Free-Air Temperature – $^{\circ}C$

Figure 16

#### **APPLICATION INFORMATION**

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common—mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/Receivers maintain ECL speeds without the power and dual supply requirements.




Figure 17. Data Transmission Distance Versus Rate



#### **APPLICATION INFORMATION**

#### fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. Tl's LVDS receiver is different, however, in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 11. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 18. Open-Circuit Fail Safe of the LVDS Receiver


It is only under these conditions that the output of the receiver will be valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pull-up currents from the receiver and the fail-safe feature.

#### **MECHANICAL DATA**

#### D (R-PDSO-G\*\*)

#### 14 PIN SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### **MECHANICAL DATA**

#### DGK (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-187

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated