
SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002



This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high, and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
0°C to 70°C	TSSOP – DGG	Tape and reel	SN74LVCZ161284AGR	LVCZ161284A	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002

### description/ordering information (continued)

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k $\Omega$  integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above  $V_{CC}$  CABLE. If  $V_{CC}$  CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages.  $V_{CC}$  is designed for 3-V to 3.6-V operation.  $V_{CC}$  CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when  $V_{CC}$  CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.


The Power-On Reset (POR) ensures that the Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer system errors caused by deasserting the BUSY signal in the cable at power on.

#### **FUNCTION TABLE**


INPUTS		OUTDUT	MODE			
DIR	HD	OUTPUT	MODE			
Open drain A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT		A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT				
Totem pole		Totem pole	B1-B8 to A1-A8 and C14-C17 to A14-A17			
L	Н	Totem pole	B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17			
Open drain		Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT			
H L Totem pol		Totem pole	C14-C17 to A14-A17			
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT			



## logic diagram



- NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V<sub>CC</sub> CABLE when V<sub>CC</sub> CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.
  - B. The PMOS transistor prevents backdriving current from the signal pins to  $V_{CC}$  CABLE when  $V_{CC}$  CABLE is open or at GND.
  - C. Active input detection circuit forces Y9-Y13 to the high state after power on, until one of the A9-A13 pins goes high (see below).



**Active Input Detection Circuit** 



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range: V <sub>CC</sub> CABLE	0.5 V to 7 V
V <sub>CC</sub>	
Input and output voltage range, V <sub>I</sub> and V <sub>O</sub> : Cable side (see Notes 1 and 2)	–2 V to 7 V
Peripheral side (see Note 1)	–0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO: Except PERI LOGIC OUT	±50 mA
PERI LOGIC OUT	±100 mA
Continuous current through each V <sub>CC</sub> or GND	±200 mA
Output high sink current, $I_{SK}$ ( $V_O = 5.5 \text{ V}$ and $V_{CC}$ CABLE = 3 V)	65 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	70°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The ac input voltage pulse duration is limited to 40 ns if the amplitude is greater than -0.5 V.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V <sub>CC</sub> CABLE	Supply voltage for the cable side, $V_{CC}$ CABLE $\geq V_{CC}$		3	5.5	V	
Vcc	Supply voltage		3	3.6	V	
		A, B, DIR, and HD	2		.,	
V.		C14-C17	2.3			
VIH	High-level input voltage	HOST LOGIC IN	2.6		V	
		PERI LOGIC IN	2			
		A, B, DIR, and HD		0.8	V	
V.	Low-level input voltage	C14-C17		0.8		
VIL		HOST LOGIC IN		1.6	V	
		PERI LOGIC IN		0.8		
M	Peripheral side		0	VCC	V	
VI	Input voltage	Cable side	0	5.5	V	
VO	Open-drain output voltage	HD low	0	5.5	V	
		HD high, B and Y outputs		-14		
lOH	High-level output current	A outputs and HOST LOGIC OUT		-4	4 mA	
		PERI LOGIC OUT		-0.5		
l <sub>OL</sub>		B and Y outputs		14		
	Low-level output current	A outputs and HOST LOGIC OUT		4	mA	
		PERI LOGIC OUT		84		
TA	Operating free-air temperature	-	0	70	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002

#### electrical characteristics over recommended $V_{CC}$ CABLE = 5 V (unless otherwise noted) operating free-air temperature range,

PARAMETER		TEST CONDITIONS	VCC	MIN	TYP <sup>†</sup>	MAX	UNIT
$\Delta V_{t}$	All inputs except the C inputs and HOST LOGIC IN			0.4			
Hysteresis (V <sub>T+</sub> – V <sub>T</sub> –)	HOST LOGIC IN		3.3 V	0.2			V
	C inputs		1	0.8			
	LID bish D and V sutmits	1 44 55 4	3 V	2.23			
	HD high, B and Y outputs	$I_{OH} = -14 \text{ mA}$	3.3 V‡	2.4			
V	HD high, A outputs, and	I <sub>OH</sub> = -4 mA	2.1/	2.4			
VOH	HOST LOGIC OUT	I <sub>OH</sub> = -50 μA	3 V	2.8			V
	DEBIT OCIC OLIT	Jan. 0.5 mA	3.15 V	3.1			
	PERI LOGIC OUT	$I_{OH} = -0.5 \text{ mA}$	3.3 V‡	4.5			
	B and Y outputs	I <sub>OL</sub> = 14 mA				0.77	
Va.	A outputs and HOST LOGIC OUT	I <sub>OL</sub> = 50 μA	3 V			0.2	V
V <sub>OL</sub>	A outputs and HOST LOGIC OUT	I <sub>OL</sub> = 4 mA	] 3 v			0 4	ľ
	PERI LOGIC OUT	I <sub>OL</sub> = 84 mA				0.9	
	Cinnuta	$V_I = V_{CC}$	1 /8			50	μΑ
lį	C inputs	V <sub>I</sub> = GND (pullup resistors)	3.6 V§			-3.5	mA
	All inputs except the B or C inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±1	μΑ
	A1-A8	$V_O = V_{CC}$ or GND	3.6 V			±20	μΑ
1	B outputs	VO = VCC CABLE	3.6 V			50	μΑ
loz		V <sub>O</sub> = GND (pullup resistors)	3.6 V <sup>§</sup>			-3.5	mA
	Open-drain Y outputs	V <sub>O</sub> = GND (pullup resistors)	3.6 V§			-3.5	mA
la	B and Y outputs	V <sub>O</sub> = 5.5 V	0. 45V¶			350	μΑ
IOZPU	B and Y outputs	V <sub>O</sub> = GND	0 to 1.5 V¶			<b>-</b> 5	mA
1	R and V sutnuts	V <sub>O</sub> = 5.5 V	0. 45.4			350	μΑ
IOZPD	B and Y outputs	$V_O = GND$	0 to 1.5 V¶			<b>-</b> 5	mA
	Power-down input leakage, except A1–A8 or B1–B8 inputs	$V_I$ or $V_O = 0$ to 3.6 $V$	- 6			100	
loff	Power-down output leakage, B1–B8 and Y9–Y13 outputs	V <sub>I</sub> or V <sub>O</sub> = 0 to 5.5 V	- 0\$			100	μΑ
	•		3.6 V <sup>‡</sup>			45	
Icc		$V_I = GND (12 \times pullup)$	3.6 V			70	mA
		$V_I = V_{CC},$ $I_O = 0$	3.6 V			0.8	
Ci	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3		pF
C <sub>io</sub>	I/O ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		7		pF
ZO	Cable side	I <sub>OH</sub> = -35 mA	3.3 V		45		Ω
R pullup	Cable side	V <sub>O</sub> = 0 V (in high-impedance state)	3.3 V	1.15	-	1.65	kΩ

<sup>†</sup> Typical values are measured at V<sub>CC</sub> = 3.3 V, V<sub>CC</sub> CABLE = 5 V, and T<sub>A</sub> = 25°C. ‡ V<sub>CC</sub> CABLE = 4.7 V § V<sub>CC</sub> CABLE = 3.6 V ¶ Connect the V<sub>CC</sub> pin and the V<sub>CC</sub> CABLE pin.



SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 and 3)

PARA	METER	FROM (INPUT)	TO (OUTPUT)	MIN	түр†	MAX	UNIT
<sup>t</sup> PLH	Totam nole	A1–A8	D4 D0	1		22	20
t <sub>PHL</sub>	Totem pole	A1–A8	B1–B8	1		22	ns
<sup>t</sup> PLH	Totom nois	n pole A9–A13 Y9–Y13	V0 V42	1		20	20
t <sub>PHL</sub>	Totem pole		19-113	1		20	ns
t <sub>PLH</sub>	Totem pole	B1–B8	A1–A8	1		10	ns
t <sub>PHL</sub>	Totem pole	D I-D0	A1-A0	1		10	115
t <sub>PLH</sub>	Totom polo	C14-C17	A14–A17	1		11	ns
t <sub>PHL</sub>	Totem pole	C14-C17	A14–A17	1		11	
t <sub>PLH</sub>	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	1		13	ns
t <sub>PHL</sub>		FERI LOGIC III		1		13	
t <sub>PLH</sub>	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	1		13	ns
t <sub>PHL</sub>	Totelli pole	11031 EOGIC IIV	11031 20010 001	1		13	
t <sub>slew</sub>	Totem pole	B1-B8 and Y9	–Y13 outputs	0.05		0.4	V/ns
<sup>t</sup> PZH		115	B1-B8, Y9-Y13, and	1		20	ns
<sup>t</sup> PHZ		HD	PERI LOGIC OUT	1		15	115
t <sub>en</sub> -t <sub>dis</sub>		DIR	A1–A8	1		15	ns
<sup>t</sup> PHZ			D4 D0	1		15	20
t <sub>PLZ</sub>		DIR	B1–B8	1		15	ns
t <sub>r</sub> , t <sub>f</sub>	Open drain	A1–A13	B1-B8 or Y9-Y13	1		120	ns
t <sub>sk(o)</sub> ‡		A1–A8 or B1–B8	B1-B8 or A1-A8		2.5	10	ns

<sup>&</sup>lt;sup>†</sup> Typical values are measured at  $V_{CC} = 3.3 \text{ V}$ ,  $V_{CC} \text{ CABLE} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .

# operating characteristics, $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 0,	f = 10 MHz	45	pF




One of pins A9-A13 Is Switched as Shown Above, and Other Four Inputs Are Forced at Low State.

Figure 1. Error-Free Circuit Timing




<sup>‡</sup> Skew is measured at 1/2 (V<sub>OH</sub> + V<sub>OL</sub>) for signals switching in the same direction.

#### PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE)



#### A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN)

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. When V<sub>CC</sub> CABLE is 3.3 V ± 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When V<sub>CC</sub> CABLE is 5 V ± 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V<sub>CC</sub> CABLE and 50% V<sub>CC</sub> CABLE for the falling edge.


$$t_{\text{slew}} \text{fall} = V_{\text{CC}} \left( \frac{95\% - 50\%}{t_{\text{f1}}} \right) \quad t_{\text{slew}} \text{rise} = \left( \frac{1.9 \text{ V} - 0.4 \text{ V}}{t_{\text{r1}}} \right)$$

- C. Input rise  $(t_f)$  and fall  $(t_f)$  times are 3 ns. Rise and fall times (open drain) are <120 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.


Figure 2. Load Circuits and Voltage Waveforms

SCES358B - SEPTEMBER 2001 - REVISED SEPTEMBER 2002

#### PARAMETER MEASUREMENT INFORMATION



**B-TO-A LOAD (TOTEM POLE)** 



A-TO-B LOAD OR A-TO-Y LOAD (TOTEM POLE)

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Input rise and fall times are 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. Input rise and fall times are 3 ns. Pulse duration is 150 ns  $< t_W < 10 \mu s$ .
- E. The outputs are measured one at a time with one transition per measurement.
- F. tpl 7 and tpH7 are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.


Figure 3. Load Circuit and Voltage Waveforms



## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated